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ABSTRACT
Accelerated Large-Scale Multiple Sequence Alignment
with Recongurable Computing
G. Scott Lloyd
Department of Computer Science, BYU
Doctor of Philosophy
Multiple Sequence Alignment (MSA) is a fundamental analysis method used in bioinformatics and many comparative genomic applications.

The time to compute an optimal

MSA grows exponentially with respect to the number of sequences. Consequently, producing timely results on large problems requires more ecient algorithms and the use of parallel
computing resources. Recongurable computing hardware provides one approach to the acceleration of biological sequence alignment. Other acceleration methods typically encounter
scaling problems that arise from the overhead of inter-process communication and from the
lack of parallelism. Recongurable computing allows a greater scale of parallelism with many
custom processing elements that have a low-overhead interconnect. The proposed parallel algorithms and architecture accelerate the most computationally demanding portions of MSA.
An overall speedup of up to 150 has been demonstrated on a large data set when compared
to a single processor. The reduced runtime for MSA allows researchers to solve the larger
problems that confront biologists today.

Keywords:

communication network, communication protocol, computer architecture, in-

terface, modules, dynamic programming, eld-programmable gate array, FPGA, sequence
alignment, recongurable hardware, traceback
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Chapter 1
Introduction

Searching and comparing biological sequences in genomic databases are essential processes in
molecular biology. Fueled by new sequencing technology, the collection of genetic sequence
data is increasing exponentially each year and consists mostly of nucleotide (DNA/RNA)
and amino acid (protein) symbols.

The comparison of hundreds or thousands of genomic

sequences presents a signicant computational challenge. The large data sets under analysis require high-performance computing methods to produce timely results. Some of the
larger problems encountered by biologists today can not be adequately addressed by current
methods.
Biologists and other researchers use sequence alignment as a fundamental analysis
method to nd similarities between sequences, predict protein structure, identify important
genetic regions, and facilitate drug design.

For example, sequence alignment is used to

derive u vaccines [56] and is used by the nation's BioWatch [29] program in identifying
DNA signatures of pathogens. Alignment is also used in comparative genomic applications
such as whole genome alignment [11] and whole genome phylogeny [14]. Sequence alignment
consists of matching characters between sequences and positioning them together in a column
(see Figure 1.1). Gaps may be introduced in columns where matches do not occur to reect
an insertion or deletion evolutionary event. Pairwise alignment involves two sequences and
multiple alignment considers three or more sequences.
The computational cost for an optimal sequence alignment increases exponentially
with the number of sequences. Finding an optimal multiple sequence alignment (MSA) is NP-

1

10
s1
s2
s3
s4

20

- -T -T C T - -T - -T A G A T T C - -T C A - A C C C T -T C T A C T G C T A -C T T C - -T C A - A G C C T -T C T A C T G - - - - - - -G - -T C A - A T -C T G T -T A A T G A A - - - - -G C T T T A G A T G
Figure 1.1: Example multiple alignment

hard in complexity [22, 96], which means that the exact solution to the problem is intractable
for data sets with more than a few sequences. This complexity poses a challenge for sequence
alignment programs to return results within a reasonable time period as biologists compare
greater numbers of sequences. Consequently, many MSA approaches use heuristics to arrive
at a sub-optimal solution in a reasonable time.

Even with current heuristic methods, an

alignment program may run for days or even weeks depending on the number of sequences
and their length.

1.1

Potential Impact and Importance

In some cases, getting a result from a MSA is time critical. For instance, molecular diagnostic designers commonly align all the available large bacterial genomes and would like a
result within a couple of hours. There are now dozens of genomes available for many bacterial species, and this will soon be hundreds or thousands.

Currently, the best methods

available require days for the larger alignment tasks. The contributions of this work will let
researchers supporting biodefense or public health agencies react quickly to pathogen outbreaks or attacks by signicantly reducing the time to solve this large-scale MSA problem.
Rapid identication of a biothreat with accelerated MSA will allow subsequent diagnostic or
countermeasure design eorts to begin promptly.
New parallel algorithms and a new architecture are presented to accelerate the most
computationally demanding portions of large-scale MSA with recongurable computing.
This work advances the state of the art in MSA by overcoming the scaling problems typically

2

encountered in current methods and by reducing the time required to compute an alignment
by up to two orders of magnitude compared to a desktop computer on data sets consisting
of hundreds or thousands of sequences.

One example viral data set from the family Her-

pesviridae has 142 sequences with an average length of 167 kb. Current MSA programs take
about one week to align this data set on a desktop computer, while the contributions of this
work allow estimated execution to complete within 12 minutes.

1.2

Pairwise Sequence Alignment

Global and local alignment are the most common pairwise alignment problems.

Global

alignment [65] considers sequences from end to end and nds the best overall alignment. A
variation known as semiglobal alignment nds the best overlap between sequences and allows
unmatched ends to extend without penalty (free end gaps). Local alignment [82] identies
the sections with greatest similarity and only aligns the subsequences.
A more formal denition of global alignment follows.

A = a1 a2 ...am

and

B = b1 b2 ...bn

pairwise sequence alignment
aligned sequences
such that

A0

and

B0

of

Given a pair of

sequences

length |A| = m and |B| = n from the nite alphabet Σ,

is obtained by inserting

gap characters

from the extended alphabet

- into

Σ0 = Σ ∪ {- }

A

and

B.

a

The

are of equal length

|A0 | = |B 0 |.

An alignment score provides a metric to assess the quality of an alignment and represents a measure of similarity between sequences. For pairwise alignment, it is the sum of
similarity values for each pair of aligned characters. Characters that match have a positive
value while those that mismatch have a lower or negative value. Any character aligned with a
gap also contributes a negative value to the alignment score. In practice, the similarity value
comes from a substitution matrix that reects the probability of substituting one character
for another. Let the function

s:Σ×Σ→Z

determine the similarity of two characters and

3

let

l

denote the length of an alignment. The

pairwise scoring function

FP W (A0 , B 0 ) =

X

is then given by

s(a0i , b0i ).

1≤i≤l

The goal is to nd an optimal pairwise alignment of

A

and

B

such that for all pos-

sible alignments, the score is maximal. Pairwise alignment is typically solved with dynamic
programming (DP), which lls a two-dimensional matrix with score values. Let
the DP matrix and the element
Let

α

H[i, j] the similarity score of sequences a1 a2 ...ai

H

and

denote

b1 b2 ...bj .

represent the cost of inserting or deleting a gap. An optimal alignment is obtained by

maximizing the score in each element of
recurrence relations for

1≤i≤m

and

H.

The values of

H

are determined by the following

1 ≤ j ≤ n:

H[0, 0] = 0,
H[i, 0] = H[i − 1, 0] + α,
H[0, j] = H[0, j − 1] + α,



H[i − 1, j − 1] + s(ai , bj ),



H[i, j] = max H[i − 1, j] + α,




 H[i, j − 1] + α.
The matrix ll occurs in a forward scan from upper left to lower right because of
dependencies from neighboring elements. This dependency limits the amount of parallelism
that is achievable in computing the matrix to the elements along the scan wavefront. Following a forward scan, traceback starts from a designated lower right position and follows a
path to upper left, thereby determining the best alignment.

1.3

Multiple Sequence Alignment

The denition of a multiple sequence alignment is a generalization of pairwise alignment.
Given an ordered set of sequences

S = hs1 , s2 , ...sn i,
4

a

multiple sequence alignment

(MSA)

A = ha1 , a2 , ...an i
sequences ai ∈ A

gap characters

is obtained by inserting
are of equal length with

"-" into

si

such that the

aligned

|ai | = k .

To determine the quality of a MSA, a more complex scoring function than the one
for pairwise alignment is needed. Various assumptions about the relationship between multiple sequences lead to several possible scoring methods. The weighted sum-of-pairs (WSP)
method is popular among MSA programs.

It assumes that sequences are related by an

evolutionary tree and that sequence weights are derived from this tree. The WSP method
calculates a total score from the weighted pairwise score of all sequences. Let
be a

WSP scoring function

A

for an MSA

such that

X

FW SP (A) =

wi,j

1≤i<j≤n

where

n

is the number of sequences,

k

ai [l]

with

X

s(ai [l], aj [l])

1≤l≤k

is the length of aligned sequences,

given to a pair of sequences, and the function
symbol

FW SP : A → Z

s : Σ×Σ → Z

wi,j

is the weight

determines the similarity of

aj [l].

The choice of scoring method inherently aects the nature of the alignment algorithm.
After choosing a scoring function, a suitable algorithm is determined to maximize the score
and thereby produce an optimal alignment. More specically, the
alignment

A

given a set of sequences

FW SP (A) is maximal.

S

MSA problem

such that for all possible alignments of

is to nd an

S,

the score

Several scoring methods and MSA algorithms have been proposed and

are described in a thorough review by Gotoh [33].
The DP solution to pairwise alignment may be extended to multiple alignment with
an

N -dimensional

scoring matrix where

N

is the number of sequences. However, because

of exponential time and space scaling problems, optimal alignment algorithms like DP are
limited to a small number of sequences.

Even with restricted search space strategies [8],

exact algorithms are limited in the number of sequences.

5

1.3.1

Progressive Alignment

The most common heuristic algorithm used to solve the MSA problem is progressive alignment [27, 68, 88]. Other heuristic algorithms have been studied, but they generally provide
poorer quality or suer from greater computational cost with limited improvement in alignment quality [67]. Progressive algorithms are also robust in that they converge to a solution
even with divergent input sequences. Since progressive alignment is a greedy strategy, mistakes in placing gaps at early stages will remain throughout the process.

To compensate

for early mistakes, iterative renement algorithms have been developed that repeat certain
stages of the process a xed number of times or until there is no improvement in the alignment quality [19, 32, 36, 40].
Progressive algorithms successively perform pairwise alignment on the most similar
sequences and groups of sequences, until all sequences are aligned. A progressive alignment
is accomplished in three main stages.

Stage 1:

All sequences are compared pairwise with each other and the score is stored in a
similarity matrix.

Stage 2:

A guide tree is constructed from the similarity matrix, with the leaves of the tree
representing the sequences.

Stage 3:

Following the branches of the guide tree from the leaves to the root, sequences and
groups are pairwise aligned.

The guide tree indicates the order of combining groups with each node specifying a pairwise
alignment of the left and right groups (see Figure 1.2).
The execution time for the rst stage of progressive alignment typically dominates
the overall computation and increases exponentially as more sequences are aligned. Using
an optimal pairwise sequence alignment algorithm, the rst stage complexity is
where

N

is the number of sequences and

L

is the length.

O(N 2 L2 ),

Hence, more recent large-scale

MSA algorithms use less-costly sequence comparison methods in the rst stage to reduce the
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Figure 1.2: The three stages of progressive alignment: (a) compare all sequences to form a
similarity matrix; (b) use the similarity scores and a clustering method to build a guide tree;
and (c) progressively align sequences

si

and groups of sequences

the tree.

7

pi,j,...

in an order guided by

overall computation time. For example, Kalign2 [43] uses approximate string searching [63],
MAFFT [40] and MUSCLE [19] use an alignment-free comparison method based on word
counts [94], and MAVID [6] avoids the rst stage entirely and uses a random guide tree for
the rst iteration of progressive alignment.
The second stage groups the most similar sequences together on terminal branches
of the guide tree. Common clustering methods for tree construction include UPGMA [83]
and neighbor-joining (NJ) [79]. In addition to tree topology, these methods provide branch
lengths that reect a measure of sequence divergence at each level of the tree. Individual
sequence weights may be derived from branch lengths that lie in a path to the root.
In the third stage, instead of aligning two groups of sequences directly, proles are
often created rst.

A prole is derived from the aligned sequences below a branch of the

guide tree. Figure 1.3 shows an example prole derived from a group of aligned sequences.
Individual sequence weights and position specic weights may be applied in the prole calculation based upon tree branch lengths and local patterns in the sequences. Once two proles
are created, they are aligned with a DP algorithm in a similar way to sequences.

Gaps

inserted into the proles are inserted into the corresponding columns of the groups. When
a single sequence is aligned with a group of sequences, it is treated like a simple prole.

1.4

Acceleration

One method of addressing the computational demand of MSA is with supercomputers that
use parallel processors to speed up the computations. While supercomputers are somewhat
eective at accelerating MSA, they may only be available to larger institutions because of
their signicant cost. Even if a supercomputer is available, waiting in a queue for a shared
resource limits accessibility. Furthermore, supercomputer approaches for progressive MSA
begin to show scaling problems beyond 32 processors [86] because of inter-process communication overhead and a lack of parallelism.

The best published speedup on a cluster

system is 40 with 80 processors [104]. The desire for a solution with greater performance
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and accessibility has motivated research into hardware acceleration methods using Graphics
Processing Units (GPUs), the Cell Broadband Engine (Cell BE), and recongurable computing with Field-Programmable Gate Arrays (FPGAs). For MSA applications, acceleration
methods have demonstrated a desktop solution with up to 42 times the performance of a
single workstation.
Some challenges must be overcome to realize the benets of acceleration methods.
The increased performance comes at a price that is usually in the form of greater design
complexity and longer development times. Acceleration methods require a deep understanding of the system's memory and communication architecture to obtain the best performance.
Parallel portions of applications must be identied and matched with appropriate hardware
resources.

Consequently, this exposure to architecture detail leads to greater diculty in

developing application programs.
Acceleration of sequence alignment with recongurable computing has demonstrated
a performance advantage over other methods. The most signicant reason is that the FPGA's
congurable logic operates with ne-grained parallelism, which allows hundreds or thousands
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of operations to occur in parallel within the chip.

The FPGA acts as a coprocessor to

accelerate repetitive or parallel portions of an application.

These portions are programed

into the FPGA's logic and execute at hardware speed on data supplied from the host. For
many applications, recongurable computing has the potential to deliver supercomputing
performance to a desktop computer for about the same cost as an additional computer.
When applied to MSA, recongurable computing with FPGAs has the potential to
overcome the scaling problems that result from a lack of parallelism and from high communication overhead.

Processing elements that wait idle on communication reduce the

parallelism and performance of an application.

Recongurable computing supports many

custom processing elements and a local interconnect that provides communication with very
low overhead when compared with commodity processors. Accurately aligning thousands of
genomic sequences becomes feasible in a reasonable time period with sucient parallelism
provided by recongurable hardware.

With the current exponential increase in available

sequence data, an accelerated system capable of reducing the time for large-scale MSA by
two or more orders of magnitude compared to a desktop computer would greatly benet the
bioinformatics community.
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Chapter 2
Related Work

Most eorts to accelerate bio-sequence applications with hardware have focused solely on
database searches and have employed a pairwise local comparison algorithm. Ramdas and
Egan [77] discuss several FPGA based architectures in their survey. Other pairwise comparison accelerators have also been described in [25, 50, 84]. Given a query sequence, an entire
genetic database is scanned to nd other sequences that are similar.

Searching a genetic

database for matches with a bio-sequence is similar in nature to an Internet search that
returns hits sorted by relevance. Most of the search acceleration occurs on the forward scan
of a DP-based algorithm when the query is compared with the database sequences. Only
the highest-scoring matches are retained for later alignment, which requires an additional
traceback procedure. Since the matches are relatively short and few in number, traceback
acceleration provides little benet to database searches; therefore, it is absent from most
implementations.
A few methods to accelerate MSA with hardware have been demonstrated. Existing
acceleration methods fail to use all the available parallel resources in every stage of MSA;
consequently, performance is reduced in some stages with idle processors. Greater performance may be achieved, however, with more parallelism and by accelerating additional stages
of the algorithm.
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2.1

Acceleration Challenges

Among the accelerated MSA approaches, some or all of the stages of progressive alignment
are parallelized with varying amounts of success. Figure 2.1a shows the proportion of time
spent in each stage of the well-known ClustalW [88] program for several problem sizes. The
rst stage receives the most attention since it usually dominates the computation time and
it is easily parallelized by independently comparing all of the sequences. The second stage
receives little attention since it requires the least computation time of all the stages for
a small number of sequences. However, the third stage still takes a signicant amount of
computation time and warrants acceleration.
Without accelerating the third stage of progressive MSA, Amdahl's law [1] limits the
overall speedup.

For example, if the third stage takes 5% of the computation time, the

overall speedup is limited to about 20 even if the other stages are innitely fast. If the time
in Stage 1 is reduced with faster comparison techniques, then the acceleration of Stage 3
becomes more critical. Newer programs like MUSCLE and MAFFT use a faster alignment
free comparison method; therefore, the third stage dominates the computation time (see
Figure 2.1b).

Even though these newer methods show greater performance, most of the

related work has still focused on accelerating ClustalW where the rst stage dominates the
run time.
Many of the acceleration methods struggle to nd enough parallelism in the third
stage of progressive alignment where the DP data dependencies restrict the parallel calculations to a wavefront. Each process associated with a cell or block of cells along the wavefront
must communicate with three neighbors. Because of frequent and small communication between these processes, ne-grained parallelism with low-latency communication is required
to eciently compute the wavefront. Without access to ne-grained resources, many methods will take a coarse-grained approach and traverse branches of the guide tree in parallel
or use a recursively parallel version of the Myers-Miller [64] pairwise alignment algorithm.
Nevertheless, parallelism in the guide tree may be poor if the tree is not balanced. Further-
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ClustalW 1.83 – Alignment of Influenza A HA (~1.7 kb)
Stage 1: Pairwise, Stage 2: NJ, Stage 3: Myers–Miller
10
37 82 144 227 312 417 547 694 841

Percentage of total time

100%
98%
96%

Stage 3
Stage 2
Stage 1

94%
92%
90%
100 200 300 400 500 600 700 800 900 1000
Number of sequences

(a)

MUSCLE – Alignment of Influenza A HA (~1.7 kb)
Stage 1: K-mer, Stage 2: UPGMA, Stage 3: DP
0.2 0.3 0.4 0.5 0.7 0.8 0.9 1.1 1.3 1.4
100%
Percentage of total time

90%
80%
70%
60%

Stage 3
Stage 2
Stage 1
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(b)
Figure 2.1: The proportion of time spent in the stages of ClustalW and MUSCLE is depicted
for the Inuenza data set. Only one iteration of MUSCLE was run for the comparison. The
total time for an alignment in minutes is shown at the top of each column. This data set is
comparable in size to those used in related work.
13

more, both of these strategies have limited parallelism at the root of the tree and in the rst
steps of recursion.
Recongurable computing with FPGAs has demonstrated a performance advantage in
accelerating the DP solution to pairwise alignment with a systolic array of custom processors
in programmable logic. However, this advantage has not previously been demonstrated for
the third stage of progressive alignment because of the extra complexity associated with
aligning proles. This work is unique in that it addresses the acceleration of prole alignment
in Stage 3 with recongurable computing and demonstrates an overall speedup of up to 150
on large data sets.

The next section describes some related examples of parallel MSA in

more detail.

2.2

Parallel MSA

Parallel MSA algorithms can be classied into several dierent categories depending on
the underlying solution strategy. Some common classications include optimal, progressive,
iterative, stochastic, and hybrid. Only progressive and progressive-iterative methods will be
discussed because of their relevance to this work. Within each section, the parallel examples
are organized by the system type and include a description of the parallel approach. The
examples discussed show a contribution in either overall performance or in the application
of a parallel algorithm.
Parallel algorithms are often categorized by their granularity, which refers mainly to
the frequency of communication between parallel tasks. A coarse-grained algorithm typically
has fewer, larger tasks that communicate every second or less, while a ne-grained algorithm
may have many, smaller tasks that communicate more frequently. The classication is not
rigid, and some examples may not properly t one category or the other.
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2.2.1

Progressive Methods

Almost all of the parallel MSA examples referenced in this section are based on the popular
ClustalW program [88]. Several reasons for this popularity exist. First of all, the method
has been trusted by biologists for almost two decades with quality that is still comparable
to more recent algorithms. The trust is gained with alignment results that are similar to
biologists expectations. Even though newer methods may have better performance or quality,
ClustalW has become a recognized benchmark standard.

The algorithm provides fairly

good alignments across a diverse range of sequence types.

Also, the alignment algorithm

is relatively fast, simple, and understandable. The source code is freely available and well
supported, which provides broad access to biologists and allows researchers to experiment
with algorithmic variations without starting from scratch.

Vector.

The rst published attempt to parallelize MSA was described by Tajima [85]. Only

the DP calculations were vectorized on a FACOM VP-200 vector supercomputer. However,
accelerating DP calculation with vector parallelism is problematic because vector machines
typically do not include a table lookup vector operation that is needed to return the similarity
score between two characters. To avoid a table lookup, the implementation by Tajima returns
zero if symbols are equal and one otherwise. Parallelism was introduced with a FORTRAN
77/VP compiler that vectorizes DO loops when possible for a speedup of 4 on sequence-tosequence alignment and a speedup of 23 on sequence-to-group alignment. A more recent
attempt to use vector parallelism was reported by Chaichoompu and Kittitornkun [10] with
only a speedup of 1.23 on ClustalW. The Intel C++ compiler was used with the /QxP option
to generate Streaming SIMD Extensions (SSE) instructions for a Pentium processor.

Multiprocessor.

Mikhailov et al. [60] parallelized all three stages of ClustalW on a shared-

memory SGI Origin machine to demonstrate a speedup of 10 with 16 processors. The rst
stage is easily parallelized since each of the pairwise comparisons can be executed inde-
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pendently and the results stored in a similarity matrix without any conict.

Mikhailov

introduced coarse-grained, task-level parallelism with OpenMP [72] directives.

Since the

rst stage typically dominates the run time of ClustalW, most of the speedup comes from
parallelizing this stage. The degree of parallelism with this method is limited to the number
of all-to-all pairwise comparisons, which is

N (N − 1)/2.

A notable feature of Mikhailov's eort is the parallelization of the guide tree calculation in the second stage, whereas it is often overlooked in many other implementations
because it requires the least computation time of all the stages. The clustering algorithm used
in the second stage repeatedly nds a minimum element in the similarity matrix. Mikhailov's
method searches each row of the matrix in parallel for the minimum element and then reduces
the row-wise results to nd the overall minimum. In this case, the parallelism is limited to
the number of rows in the similarity matrix.
Since Mikhailov uses loop-level parallelism, only a portion of the available parallelism
was realized in the third stage. During group-to-group alignment, ClustalW calls a function
to determine the score for aligning two prole positions. A prole is derived from a group of
sequences and consists of the character frequencies for each column in a group. A temporary
matrix with dimensions equal to the length of each prole can be used to store the scores.
Mikhailov's method precalculates each element of the scoring matrix in parallel.
Using message passing on a distributed-memory system, Li [45] also parallelized all
the stages in ClustalW-MPI for an overall speedup of 14.6 on a 16 processor cluster. The test
data consisted of 500 protein sequences with a length of 1100. Li used a xed-size bundling
strategy in the rst stage to schedule 80 pairwise alignments to processors in a batch, thus
reducing the frequency and overhead of communication.

Li was the rst to publish more

sophisticated parallel methods for the third stage of progressive alignment.

One method

computes alignments at terminal nodes of the guide tree in parallel (see Figure 1.2c). The
problem with this method is that an unbalanced tree can severely limit the number of
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Figure 2.2: Myers and Miller subdivision algorithm. Eugene W. Myers and Webb Miller,
Optimal alignments in linear space,

Computer Applications in the Biosciences : CABIOS,

1988, Vol. 4, No. 1, p. 14, by permission of Oxford University Press.

parallel tasks. Furthermore, even a balanced tree will have limited parallelism near the root.
In practice, the guide tree is usually unbalanced.
Another parallel method used by Li is based on the recursive Myers-Miller DP algorithm [64]. The Myers-Miller algorithm solves the pairwise alignment problem by dividing
the DP matrix in half and then scanning from opposite corners towards the middle (see
Figure 2.2). Where the two scans meet, an optimal midpoint in the traceback path is determined. This point becomes the corner of two subblocks which are in turn divided and
scanned for midpoints. The recursion continues until a trivial alignment is encountered. The
forward and backward scans can occur briey in parallel, but must join before determining
the midpoint.

Each time a midpoint is found, two new subtasks can be spawned for the

subblocks. Similar to guide-tree parallelism, recursive parallelism is also limited in the rst
steps. Using both guide-tree and recursive parallelism, Li only achieved a speedup of 4.3 on
16 processors in the third stage, while the rst stage realized a customary linear speedup of
15.8.
The best performance reported for ClustalW using multiprocessors was by Tan et
al. [86] with an overall speedup of 35 on an SMP-cluster system with 40 nodes and 80
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processors. A speedup of 80 and 9.2 was obtained for the rst and third stages respectively.
In the third stage, Tan's method also distributes group-to-group alignments to system nodes
using a method similar to Li that is based upon guide-tree and recursive parallelism. The
main contribution comes from computing the forward and backward DP scans in parallel on
processors within a node.
Load balancing strategies can improve the parallel eciency in the third stage. Luo
et al. [55] proposed a dynamic scheduling algorithm that estimates the execution time and
communication cost for each task. Since the input for a node in the guide tree is dependent on
a prior node, task costs are dynamically estimated after each task completes. The scheduler
considers these costs and the current workload of the processors when making scheduling
decisions. A peak eciency of 0.75 is achieved with a speedup of 6 on 8 processors. In a later
work, Tan et al. [87] also proposed a load balancing strategy based on tree accumulation. A
speedup of 18 was achieved with 32 processors when aligning 3998 protein sequences. The
small speedup achieved in the third stage, which is under 10 in most cases, limits the overall
speedup of progressive algorithms on multiprocessor systems.

Cell.

Sachdeva et al. [78] ported the ClustalW application to the Cell platform for a Stage 1

speedup of 6.51 compared with a Xeon (Woodcrest) processor, but the overall performance
was slower by a factor of 1.58. The signicance of their eort comes from being the rst to
experiment with the Cell as a MSA accelerator and illuminating the challenges that must
be overcome to achieve a performance improvement. Most of the speedup in the rst stage
comes from vectorizing the pairwise alignment computations and executing them in parallel
on the Cell's eight Synergistic Processing Units (SPUs).

However, vector performance is

challenged on the SPUs with multiple branches in the DP code and also with table lookups
for the similarity score.

The second and third stages were executed on the Cell's single,

64-bit Power Processing Unit (PPU). The lower performance of a PPU compared with a
Xeon processor explains the overall performance degradation.
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Vandierendonck et al. [93] accelerated ClustalW on two Cell BEs by a factor of 8 when
compared with a 2.13 GHz Intel Core2 Duo processor running a single thread.

Stage 1 is

parallelized by vectorizing DP matrix calculations and scheduling the independent pairwise
alignment tasks across the 16 available SPUs. Vandierendonck applied loop unrolling and
loop skewing optimizations to compute the DP scan with diagonal vector operations. These
optimizations are also applied to the group-to-group DP calculations in the third stage.
Vandierendonck discovered that a signicant portion of the third stage is spent calculating
the similarity score between two prole positions.

When comparing prole positions, all

the character and gap frequencies must be considered.

Similar to Mikhailov, these scores

are precalculated in parallel, but in Vandierendonck's case, a more sophisticated scheme is
proposed to pass precomputed scores from producer tasks through queues to consumer tasks.
The PPU executes the sequential portions of ClustalW and load balances worker threads
across SPUs with a dynamic scheduler.
Using a Playstation3, Wirawan et al. [100] achieved a peak speedup of 108 for the
rst stage when compared to a 3.0 GHz Pentium 4. The data set consisted of 1000 protein
sequences with an average length of 446. Only the rst stage was accelerated, and no overall
speedup was reported.

Wirawan used a sequence comparison algorithm that diers from

ClustalW and has been previously demonstrated on FPGA [69] and GPU [49] accelerators. A
count of matching characters is normally determined from an alignment, but in this algorithm
the number of identical characters is computed directly by the recurrence relations during
the forward scan of DP. By avoiding a full alignment, which requires a traceback procedure,
better performance is realized.

GPU.

Weiguo Liu et al. [49] were the rst to publish MSA acceleration on GPUs and

achieved a Stage 1 speedup of 11.7 compared with a 3.0 GHz Pentium 4 processor. Stages 2
and 3 were executed sequentially on the Pentium processor for an overall speedup of 7.2. A
single GPU card (GeForce 7800 GTX) was programmed with OpenGL Shading Language
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(GLSL). The sequence comparison algorithm uses the same recurrence relations demonstrated on FPGA [69] and Cell [100] accelerators to assist in calculating the number of
identical characters.
Yongchao Liu et al. [51] demonstrated an overall peak speedup of 41.53 on 1000
sequences of average length 858 with 1 GPU card (GeForce GTX 280) when compared
with a 3.0 GHz Pentium 4. All three stages of ClustalW are accelerated by the GPU, with
the parallel portions programmed using CUDA. When pairwise-alignment and guide-tree
parallelism is low, cells of DP matrix calculations are computed in parallel. Since CUDA
does not support recursion, a stack-based iterative version of the Myers-Miller algorithm
was developed. This new version was used for both pairwise-alignments and group-to-group
alignments.

A separate paper [52] describes the parallel algorithm for the second stage.

The neighbor-joining algorithm [79] is accelerated by computing the two innermost loops in
parallel. Threads that compute minimum elements for square blocks of the distance matrix
are scheduled on the GPU. The best speedup obtained in each of the three stages is 47.13,
11.08, and 5.9 respectively. Again, the small gain in the third stage limits the overall speedup.

FPGA.

Recongurable computing approaches accelerate the rst stage of MSA by com-

puting pairwise alignments with a pipeline of processing elements (PEs). This linear systolic
array operates with ne-grained parallelism along a wavefront of cells in the DP matrix. The
ClustalW algorithm does not use the score obtained from a pairwise alignment directly. Instead, the number of identical characters in an alignment are used to compute the fractional
identity. Oliver et al. [70] accelerates the rst stage of ClustalW, but leaves the second and
third stages for execution on the host processor. Rather than actually aligning the sequences,
a custom algorithm on the accelerator counts the number of identical characters during the
forward scan without performing traceback. The best overall speedup was 13.3 compared
to ClustalW running on a 3.0 GHz Pentium 4. For Stage 1, a PCI-based accelerator board
reached a peak speedup of 50.9 with 92 PEs in a Xilinx XC2V6000.
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In another approach, Lin et al. [47] demonstrated an overall speedup of 34.6 using
10 Altera Stratix PEIS30 with a total of 3072 PEs. For the rst stage, a speedup of 1697.5
was achieved when compared with a 2.8 GHz Xeon. The number of identical characters is
deduced from the comparison score returned from the accelerator and the sequence lengths.
Even with the impressive speedup in the rst stage, the overall speedup is still limited by
the third stage. Greater performance may be achieved, however, by accelerating the third
stage of progressive alignment.

2.2.2

Progressive-Iterative Methods

Iterative renement algorithms have been developed to correct mistakes induced by the
greedy strategy of progressive alignment. Most commonly, the iterative algorithms repeat
subgroup alignment in the third stage to remove misplaced gaps. A more recent version of
ClustalW now includes an iteration option to improve alignment quality, but this quality
comes at the expense of more run time. To compensate for the lengthened run time, parallel
methods have been introduced to some of the iterative applications. A few programs other
than ClustalW have gained enough acceptance to warrant a parallelization eort.

MUSCLE.

The iterative approach of MUSCLE starts with two rounds of basic progres-

sive alignment and then repeats tree-guided group-to-group alignments until convergence is
reached. As shown in Figure 2.3, a round consists of the three stages that are familiar to progressive alignment. The rst two rounds derive pairwise similarity scores during Stage 1 in
dierent ways, wherein the rst round uses a faster alignment-free method based on k-mers
and the second round uses the multiple alignment from the prior round.
Deng et al. [15] parallelized MUSCLE for a speedup of 15.2 on a 16 processor SMP
system using OpenMP. The target data set consists of 50150 proteins of average length
330.

In the rst and second rounds, group-to-group alignment following the guide tree is

executed in parallel. A queuing module is used to schedule the tasks and make sure children
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Figure 2.3: MUSCLE Algorithm. Robert C. Edgar, MUSCLE: multiple sequence alignment
with high accuracy and high throughput,

Nucleic Acids Research,

1793, by permission of Oxford University Press.

22

2004, Vol. 32, No. 5, p.

nodes are aligned before parent nodes; however, as discussed before, this tree-based method
has limited parallelism, and consequently, poor performance is reported for this stage with
a speedup between 1 and 2. Most of the speedup comes from parallelizing and executing
independently the all-to-all pairwise comparisons in the second round. Deng opted to use a
more compute intensive probabilistic sequence comparison algorithm in the second round;
therefore, most of the execution time was spent in this stage.

PRALINE.

The progressive method of PRALINE has a pairwise sequence alignment stage

and a progressive prole alignment stage that correspond to Stages 1 and 3, but the guide
tree formation of Stage 2 is avoided.

Instead of following a guide tree to align sequences

and groups, PRALINE repeatedly chooses the next highest scoring pair to align until all
sequences and groups are aligned to produce the nal alignment. The highest scoring pair
is determined by comparing all sequences with each other at rst, and then comparing the
aligned pair with the remaining sequences after each iteration.
A parallel implementation of PRALINE by Kleinjung et al. [42] realized a speedup of
10 with 25 processors on a distributed system using a set of 200 random sequences that are
200 residues in length. The pairwise sequence alignment stage is parallelized in the usual way
by distributing pairwise alignments tasks to separate processors. In the progressive prole
alignment stage, only the comparison of sequences and groups is parallelized. This occurs
in a similar way to the rst stage by distributing the comparison tasks, but each iteration
must collect the results before selecting the highest score.

T-Coee.

While T-Coee follows a progressive strategy, the rst stage consists of a few

extra steps that generate a library of pairwise alignments. This library is later used in the
third stage to score alignments with a consistency-base objective function. After a round
of basic progressive alignment, T-Coee can iteratively rene the multiple alignment as an
option. Each sequence is removed in turn from the multiple alignment and realigned with
the remaining sequences.
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Zola et al. [104] implemented a parallel version of T-Coee using a master-worker
architecture and message passing to obtain an overall speedup of about 40 on a system with
80 CPUs.

Most of the parallelism comes from distributing pairwise alignment tasks with

dynamic scheduling for a near linear speedup during library generation. In the progressive
alignment stage, a sophisticated dynamic scheduling strategy is used that follows the guide
tree, but almost no speedup is seen in this stage with more than 16 CPUs.
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Chapter 3
Thesis statement

The strengths of a host microprocessor and an FPGA accelerator are applied to MSA acceleration. New parallel algorithms and a new high-performance architecture are proposed that
bring these strengths together to accelerate MSA on a recongurable computing system. A
main component of the proposed work accelerates the third, progressive-alignment stage of
MSA by quantizing the proles before they are aligned on the FPGA.

Through ne-grained parallelism provided by an FPGA accelerator, a progressive
MSA application can produce comparable quality alignments in less time than currently
known methods.

The new algorithms are incorporated into an existing MSA program to demonstrate
accelerated large-scale MSA. Portions of the MSA application still execute on the host computer since it is ecient at executing serial code with dynamic data structures. The highlyparallel portions of the application are optimized with SSE instructions or accelerated on
recongurable hardware.
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The work consists of the following components with corresponding contributions that
are fundamental to accelerating MSA. The next three chapters correspond with these components.



A recongurable computing architecture



An accelerated pairwise alignment algorithm



A discrete prole alignment algorithm for the third stage of MSA

As a foundation to the other proposed components, the recongurable computing
architecture provides a modular framework and an interconnect standard for program development on the FPGA. The modular framework helps developers partition complex FPGA
resources (e. g. processors, memory, I/O devices) into manageable units that are connected
with a high-performance network. Without an ecient communication architecture, parallel
computational resources are limited in performance. This architecture has been published
as A Packet-Switched Network Architecture for Recongurable Computing,

actions on Embedded Computing Systems,

ACM Trans-

9, 1, Article 7 (October 2009), 17 pages.

Accelerated pairwise alignment is used in the third stage as a part of the discrete
prole alignment algorithm.

A novel aspect of the pairwise alignment algorithm is the

ability to handle long sequences of DNA. This algorithm has been published as Hardware
Accelerated Sequence Alignment with Traceback,

Computing, vol.

International Journal of Recongurable

2009, Article ID 762362, 10 pages, 2009. For pairwise alignment, a speedup

of 300 has been demonstrated when compared to a 2.4 GHz Core2 processor.
The contributions of the new discrete prole alignment algorithm in conjunction with
the pairwise alignment algorithm advance the capabilities and performance of MSA. This
work is the rst known to accelerate the third stage of progressive alignment on recongurable
hardware.
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Chapter 4
A Packet-Switched Network Architecture
for Recongurable Computing

Published in

ACM Transactions on Embedded Computing Systems,
Vol. 9, No. 1, Article 7 (October 2009).

Abstract
A packet-switched network architecture named Qnet and programming interface is presented that simplies the integration of recongurable computing modules within a eldprogrammable gate array (FPGA). Qnet provides an abstraction layer to the designer of
FPGA accelerator modules that hides the complexities of the system, while supporting a
high degree of parallelism and performance. The architecture facilitates system design with
pluggable, reusable modules. A network protocol is described that supports a three-party
communication scheme between an initiator, a sender and a receiver. This protocol allows a
master device to manage the state of other devices and the data ow within the system. An
example using a high-level language is given. The Qnet architecture opens the computational
power of FPGAs to computer scientists and software developers.
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4.1

Introduction

The need for greater computational performance pervades many disciplines.

In addition,

embedded system designers must balance power consumption, cost and other factors to meet
application requirements. As microprocessors reach limitations on clock frequencies, parallel
solutions are used to meet the performance challenge. For example, multiprocessor systemson-chips have been successfully employed in many high-performance embedded platforms.
Recongurable computing is another approach used to address demanding computational problems [7, 30].

Field-programmable gate arrays (FPGAs) are commonly used

in recongurable systems as coprocessors to accelerate repetitive or parallel portions of an
application. These portions benet from the FPGA's congurable logic that operates with
ne-grained parallelism.

While FPGAs provide logic as a congurable resource, research

is leading to other devices that contain a mix of higher-level congurable components; for
instance, processors, oating-point and integer units, caches, memory interfaces, and on-chip
networks.

4.1.1

Benets and Challenges

For some applications, recongurable computing has demonstrated a performance advantage
over microprocessors with gains ranging up to several orders of magnitude. This increase
in performance may be traded for reduced system size, power, and cost. The potential for
these benets motivates ongoing research; however, several challenges remain for wide scale
adoption of recongurable computing [21].
Since FPGAs operate at slower clock rates, they must use a high-degree of parallelism
to exceed the performance of commodity processors. Overcoming this challenge often requires
careful analysis to devise or choose a parallel algorithm suitable for the problem.
Managing the ow of data through an FPGA is another research challenge. For FPGAs to eectively participate in computations, adequate communication paths are required.
I/O bottlenecks between the processor and FPGA frequently limit recongurable systems
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from greater performance [91].

Given the need for parallelism, scalability, and through-

put, research is converging to on-chip networks as the connection architecture of choice
[13, 39, 57, 74]. As FPGA capacities increase, serial on-chip buses do not scale to handle
the intermodule communication demands; however, on-chip networks do scale to meet the
demands with parallel data paths while still comparing favorably with buses on resource
usage.
Programming recongurable systems poses yet another challenge. The FPGA is a vast
array of congurable logic.

Traditionally, hardware description languages, such as VHDL

and Verilog, have been used to specify FPGA congurations. Unfortunately, these languages
are unsuitable for writing algorithms in a way familiar to software developers.

A current

trend is to use algorithmic, high-level languages oered by a few commercial vendors.
Although languages and design tools ease the development of an FPGA accelerator
module, connecting it to other system resources (processors, memory, I/O devices) remains
tedious. Since each resource has a dierent hardware interface, system integration often requires hardware expertise. One approach to the problem is to provide platform development
kits with libraries that can be called and linked directly to the accelerator code, but this ties
the resources to the accelerator and restricts other clients from accessing them.
Given the current challenges, a standard communication architecture is needed for
recongurable computing. The Message Passing Interface (MPI) [62] and CORBA [71] are
examples of standards that address similar challenges.

These standards allow interaction

with resources at remote locations in the computing environment while hiding the complexities of the system.

This benet and others, such as portability and interoperability,

may also be realized by recongurable computing through a standard communication architecture. Beyond the standards oered by MPI and CORBA, a recongurable computing
standard will need to oer a common framework for both hardware and software components
distributed across chip boundaries.
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4.1.2

Requirements

A communication architecture meeting the following requirements addresses or mitigates
many of the challenges of recongurable computing:

Network:

Provide a high-performance, ecient, communication network that connects
various modules with a standard hardware interface.

Protocol:

Provide data transport and access to another module's resources via the network with user-extensible functions, data types, and access patterns.

Interface:

Provide a communication abstraction layer or application programming interface to the network for the module designer (e. g. C language binding, VHDL
module).

Methodology: Allow module design and verication in a high-level language of choice with
module connection and system integration assisted by a platform-level tool.

This research introduces a network architecture named Qnet along with a exible protocol
and a programming interface.

Qnet is a packet-switched network that connects modules

within a recongurable system. Modules encapsulate sharable devices or resources and may
reside within or be external to an FPGA. In conjunction with Qnet, the Distributed Access
Protocol (DAP) is presented, which oers a unied solution to data management.

Qnet

provides a highly parallel framework for computationally intensive problems that meets the
prescribed requirements and opens the computational power of FPGAs to computer scientists
and software developers.

4.2

Background and Related Work

The Qnet protocols and architecture build on related work in several areas. The communication protocols discussed in this section originated with research involving conventional
clustered computing systems.

The network interface cards in these systems often provide
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hardware assistance in packet processing. Qnet generalizes the concept of packing and unpacking data from each end of a communication channel through the
will be discussed later.

access pattern,

which

Extending work at the hardware level, Qnet provides hardware

assistance to access memory in common patterns through a unied network interface.

4.2.1

Communication

Communication methods are usually classied as one-sided or two-sided. A one-sided method
[95, 2] accesses the memory of a remote processor without direct involvement of the other
processor. The communication activity is transparent to the remote node. Even though only
one side is actively involved in the communication, two parties still participate.

A direct

memory access (DMA) engine or a processor under interrupt must transfer the data on the
remote node.
Two-sided communication methods use the Send/Receive paradigm. Both parties are
actively involved in the communication and each species buers of data. Examples of this
paradigm include the sockets interface and MPI.
Each of these methods has strengths and weaknesses; nevertheless, most are memory
centric and not general enough to directly access the functional resources of various FPGA
and host modules. A single, unied protocol is needed that allows modules to initiate data
transfers and operations within the system. Since all user data access patterns can not be
anticipated, the protocol needs to be extensible.

4.2.2

Architecture

With the increase in size of FPGAs, Diniz and Park [16] envision the need for data reorganization engines that ooad the burden of data management and manipulation in available
memories. Some common memory access patterns are listed (e. g. splitting, padding, merging, transpose, scatter/gather). A programmable switching network is proposed for managing
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the ow of data between memories, but other module types and nonmemory access patterns
are not addressed.
A considerable number of on-FPGA communication architectures have been proposed. Mak et al. [57] presents a taxonomy of on-FPGA communication architectures with
representative examples. Pionteck et al. [74] also gives an overview of several architectures
specic to dynamic reconguration. Most closely related to this work is DIMEtalk [80], a
tool that congures a communication network within an FPGA system. Nodes connect user
dened hardware to the network through two types of interfaces: RAM and FIFO memory.
Of the known on-chip architectures, none present a single network application programming interface for use by both processor-based modules and hardware accelerator modules.

Also, none provide a single application layer protocol for managing operations and

data ow in the system. The on-chip network architectures only address the packet routing
issues up to the transport and network layers and do not present a programming interface
from the module's perspective.

4.3

Qnet

Qnet satises the module interconnect requirement in an FPGA system as specied in Section 4.1.2.

The module types vary in function and purpose, like those found in typical

bus-based FPGA systems (e. g. processors, memory interfaces, peripherals, accelerators).
Figure 4.1 shows a system constructed from modules connected through a standard hardware interface.

Modules designed as initiators access resources in other modules through

the network infrastructure.

A layered network protocol allows modules to implement the

functionality needed at the endpoint without imposing unnecessary complexity, whether in
hardware or software. Qnet can also coexist with bus-based modules that do not require the
benets of a network.
The hardware interface standard for Qnet modules is key to fullling the methodology
requirement.

Modules may be implemented by any method, as long as they conform to

32

Figure 4.1: Example Qnet system

the Qnet interface standard.

Compatible modules may be integrated into a system with

the assistance of a platform-level tool, such as XPS in the Xilinx Embedded Development
Kit (EDK) [101]. Through a graphical user interface, modules are selected from a library,
placed, and connected. The tool generates the requisite hardware description les that bind
the modules, and it automates design rule checks and other tests for misconguration.
The main contributions of Qnet address the interface and protocol requirements:



An application programming interface to interact with other modules in the system.
The interface is the same for both processor based modules and hardware accelerator
modules, and it hides system hardware details opening FPGA resources to software
developers.



A three-party network communication protocol. This protocol allows a master module
to manage the operation of other modules and the data ow within the system.



The generalization of data access patterns that are applied at network endpoints. This
provides the ability to use diverse module resources over the network.
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The exibility to dene data access patterns. Users with specic needs can dene a
new access pattern that operates within the Qnet architecture without dening a new
protocol and a new programming interface.

4.3.1

Network Components

The basic network components consist of switches, Qports, and Qlinks. As the central gure
in the network, the switch provides a communication path to other modules (see Figure 4.1).
Depending on the number of modules in the system, a switch with the appropriate number of
ports is typically used. Qports are the interface between modules and the network and are the
addressable endpoints of a communication. Qports are connected by Qlinks, which consist
of paired, unidirectional, point-to-point communication channels that can be implemented
with varying bit widths (e. g. 8, 16, 32, 64-bits). Qlinks implemented with narrow widths
minimize resources for lower-speed devices, while wider links support higher-speed devices
such as PCI Express [4].

Each Qport has word-based ow control that will apply back-

pressure on a link, delaying communication until the port is ready to receive. Hence, packets
are not arbitrarily discarded, and the requirement to buer an entire packet at the input of
a module is removed while still maintaining performance.
Qnet allows for dierent designs and implementations of the switch, depending on
the application requirements. For instance, switch ports may have no buering or various
amounts of buering determined by the application packet size and ow patterns.

The

address table size, port priority, and forwarding method are not specied by the architecture.
Switches may be implemented with various port widths and internal data path widths to
meet the bandwidth demands of the application. Latency through the switch can be as low
as one clock cycle.
Accelerator modules often need multiple data paths for high performance. Examples
of this include matrix and vector functions with two operands and a result. These functions
can be implemented as a pipelined accelerator module with streaming data on two Qports.
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byte 0

byte 1

byte 2

byte 3

dst ID

src ID

dst ch src ch

sequence

protocol

payload length
Figure 4.2: Qpacket header

Since Qlinks are bidirectional, one link can handle operand
link handles operand

B.

A

and a result, while the other

The switched architecture of Qnet supports concurrent data paths

to a module when the data comes from separate sources. When both operand streams come
from a common memory source, a multiport memory controller [73, 102] is an option that
can supply the streams on concurrent links up to the available memory bandwidth.
More sophisticated architectures beyond a single switch connecting on-chip modules
can be constructed with Qnet. For instance, modules on multiple FPGAs can be networked
with the appropriate bridge at the chip interface, which may range from simple parallel
signals to a multigigabit serial interface.

From a module's perspective, access to remote

network resources is through a simple Qport connection, and the network pathway is invisible
to the programmer.

4.3.2

Network Protocol

The lowest abstraction oered by Qnet is the reliable transfer of data packets between
endpoints. Packets consist of a small header (see Figure 5.5) and a payload that ranges in
size up to 16 MB. Endpoints are specied by a unique port identier and a channel number.
The port identier is used to route a packet to a specic Qport and the channel number is
a means to address subprocesses within a module, thereby providing virtual channels over a
single Qlink. Normally, if bandwidth and latency are an issue, multiple Qlinks are used in a
module design instead of sharing a Qlink with multiple channels.
Qnet has hardware support for marking the header/payload boundary of a packet.
On receipt of a packet, the boundary marking simplies the separation of the header from the
payload, which translates to a simpler protocol stack and better communication performance.
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The device driver or application exibly sets the boundary marker, which is implemented
with a sideband signal asserted on a word in a packet.

4.4

Distributed Access Protocol

The Distributed Access Protocol (DAP) enables processors and modules to access data and
functionality in other Qnet modules with a standard abstraction. For instance, memories
of various types distributed through the system can be accessed via the network.

When

a processor sends a transfer request message to a memory module using DAP, the module
responds with the data. A data transfer engine in the memory module's Qport reads the
memory in the specied access pattern and forms a packet on the link. The memory type
can be on-chip RAM or o-chip SRAM/DRAM. Accelerator modules and slave devices implementing I/O functions are accessed through standard and user dened messages delivered
over Qnet.
The protocol is generally applicable to any network with reliable delivery at the
transport layer, which allows DAP to be implemented over TCP/IP on a cluster system. In
the context of this article, DAP is implemented in hardware and layered on the basic Qnet
packet as described in Section 4.3.2.

4.4.1

Three-Party Communication

The subjects of three-party communication involve: (i) an initiator, (ii) a sender, and (iii) a
receiver. With three-party communication, the initiator initiates a data transfer, but is not
required to participate in the transfer between the other parties. The transfer is initiated
by sending a short transfer request message to the sender, which completes the request
by transferring data to the receiver (see Figure 4.3).

With existing methods, like Active

Messages and RDMA, the initiator is also the sender or the receiver. Within an embedded
system, the three-party communication scheme allows a controller to manage devices and
data ow within the system without being directly in the data path. Control packets injected
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Sender

Receiver
Reply

Request

Switch

Initiator
Figure 4.3: Example of three-party communication

into the network initiate the movement of data from one module to another. Multiple sources
for control packets are possible in a system.
To visualize the benet of three-party communication, take, for example, a case where
a processor is tasked with sending a large block of data from memory to a device. With DAP,
a transfer request from the processor is sent to the memory module specifying the device
as the destination.

Data ows directly from memory to the device.

A two-party scheme

requires two transfers, one from the memory to the initiator, and another from the initiator
to the device. Another approach, used by distributed DMA, is for the processor to congure
and initiate a DMA transaction on the device, which then performs the data transfer. The
three-party communication scheme provides functionality similar to distributed DMA, but
without the shared-bus limitations.

4.4.2

Access Patterns

An access pattern species a method or a template for processing data at each end of a
communication channel. As an example, Bove et al. [5] use an access pattern to produce
a stream of data to a processor by addressing a multidimensional array in random access
memory. DAP generalizes the access pattern concept to include more than memory centric
patterns. Access patterns are dened by a type and a variable number of parameters. At

37

Table 4.1: Sample of Access Patterns

Access Pattern
default
sequential
offset
fixed
block
transpose
modify
trequest2
trequest3
message
code

Description
receiver determines pattern
access sequential addresses
access sequential addresses from an oset
access a xed location or port
access a 2-D block of memory
access matrix elements in column major order
modify an element in place by an increment
initiate a transfer with reply back to initiator
initiate a transfer to a 3rd party
initiate user dened functions or send status/control
execute packet payload as code

the sending end, a packet payload is assembled according to an access pattern, while on the
receiving end, the packet payload is disassembled. DAP supports dierent access patterns at
the source and destination of the data packet, thus enabling data reorganization through a
transfer. For example, the transpose operation can be performed while moving matrix data
from a distributed memory to an accelerator, thereby avoiding the need for a transposed
copy of the matrix.
DAP access patterns encompass several standard patterns as well as user-dened
patterns. A new access pattern is added by dening the access pattern type and the corresponding parameters. A process to handle the new type is implemented at the endpoint.
The DAP protocol need not change to accommodate a new access pattern.

Some access

patterns have parameters of xed length, others have variable length parameters.

A few

standard access patterns are listed in Table 4.1.
Access patterns are exibly specied at communication endpoints.

Packet headers

convey access patterns for use at remote endpoints. The default access pattern serves as a
null pattern that allows a receiver to specify the access pattern, otherwise the access pattern
in the header is used.

The sequential access pattern is a fundamental access pattern,

and is similar to the memory copy function. Given a starting address, data is moved to or
from sequentially incrementing addresses up to a maximum length (see Figure 4.4a). More
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Qheader: dest. endpoint, packet length
DAP Transfer Descriptor: sequential
address
a)
Header

Payload
Qheader: dest. endpoint, packet length
DAP Transfer Descriptor: trequest3
new header
source transfer descriptors
...

b)
Header

Figure 4.4: Packet format: (a) sequential write data packet, (b) transfer request packet. The
highlighted portions are the access pattern parameters.

sophisticated processor-in-memory (PIM) functions are feasible with access patterns.

For

example, custom code fragments sent in a packet with the code access pattern are executed
near the memory at full bandwidth.
The trequest2 and trequest3 access patterns initiate a transfer at another endpoint.

The two-party version assumes the destination of the reply is the initiator, while

the three-party version species another destination. In the three-party case, the destination endpoint is used in building a new header for the reply packet.

The request packet

also has one or more transfer descriptors used to build the reply packet payload (see Figure 4.4b). Each transfer descriptor contains an access pattern that is applied during payload
construction.
Scatter/gather operations are accomplished by chaining transfer descriptors together
within a transfer request access pattern or through sending separate packets.

Under the

control of an initiator, fragments of memory are moved about the system via the network
in a consistent method. These operations benet packet processing applications by avoiding
the need to copy data. Other high-performance applications benet by eciently dispersing
data to parallel processing elements and collecting the results.
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The generalized access pattern provides the ability to use diverse module resources
over the network, all with a single protocol.

Access patterns are applied at each end of

a communication instance to produce and consume packet payloads.

When a module is

attached to the network with dened access patterns, its resources may be controlled and
accessed via network communication.

4.4.3

Programming Interface

The DAP application programming interface provides a consistent method to access modules
and their resources over the network through a small set of routines, which are used to build
higher-level routines with specialized functionality. The programming interface denes data
structures specic to DAP. A

QPORT

is system dependent and provides a reference to a

module's Qnet port. Modules may have more than one Qport. An
identier and a channel number. A

TDESC

ENDPOINT

consists of an

represents a transfer descriptor, which contains

an access pattern type and length along with ags and a tag. The ags specify options such
as completion notication, synchronization control, and packet marker settings, while the
tag is used to match reply packets with a waiting receiver.
A packet is formed by a call to

DAP_SendPay

DAP_SendHdr

to send the packet payload.

Likewise,

to send the header, followed by

DAP_RecvHdr

and

DAP_RecvPay

are

called to receive a packet. The payload routines are not necessary when a payload does not
exist.

As for the header routines, the endpoint parameter species the destination when

sending, and returns the source when receiving. The length parameter species the maximum packet length on send and returns the packet length on receive. The transfer descriptor
and parameters operate in a similar fashion. The ags specify packet marker settings and
other options for the local transfers.
For streaming applications, a packet payload may be transferred in segments with
multiple calls to the payload routines

DAP_SendPay and DAP_RecvPay, after transferring the

header. Since Qlink ow control is handled on a word basis, packet data may be transferred
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one word at a time.

This alleviates the need to buer a whole packet when the payload

contains a sequence of elements. To avoid buering, elements must be aligned and transferred
in multiples of the link width. Data is available for immediate consumption at the receiving
endpoint without waiting for a complete packet transfer.
This programming interface is available to accelerator modules written in a high-level
language, such as Handel-C [58], and also to programs running on a host machine written
in C/C++. In the latter case, an application may communicate with other Qnet modules
through a host interface, such as PCI Express. From a programmer's perspective, accessing
network resources is accomplished through a Qport with a consistent programming interface.

4.5

High-Level Example

To illustrate the usage of DAP and its programming interface, Handel-C is used to implement
an accelerator for multiplying two matrices.

In this tutorial example, the accelerator is

connected to the network through two Qports and receives operand data from two separate
memory modules, which contain the square matrices

A

and

B.

Data transfers between

memory and the accelerator are initiated by a third party. The accelerator is designed to
calculate the dot product of two vectors. To implement a matrix multiply, the row vectors
of

A

and the column vectors of

B

are sent systematically to the accelerator. The resulting

scalar values are transferred from the accelerator to the nal locations in

C.

The most signicant portion of the accelerator code is shown in Figure 4.5, which
depicts the three phases of the dot product routine.
to

DAP_RecvHdr

and

DAP_RecvPay

The rst phase demonstrates calls

to acquire the operand vectors

A

and

B.

The access

patterns are discarded in this case, since the streams are assumed to supply consecutive vector
elements. The vectors
the Handel-C
result.

A

and

par construct.

B

are received in parallel on the two input channels by using

The second phase performs the dot product producing a scalar

Phase three demonstrates sending the result from the accelerator to a destination

memory module with a call to

DAP_SendHdr

and
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DAP_SendPay.

The destination endpoint

void DotProduct(chan QPORT *inA,
chan QPORT *inB,
chan QPORT *outB,
ENDPOINT *dst_ep,
TDESC *dst_tdesc,
unsigned 32 *dst_param,
unsigned n) // elements
{
unsigned 32 A[MAX_ELEM], B[MAX_ELEM];
unsigned 32 result;
unsigned i;
// 1) Receive Operands in Parallel
par {
ENDPOINT
epA,
epB;
unsigned 8 lengthA, lengthB;
TDESC
tdescA, tdescB;
unsigned 32 paramA, paramB;
DAP_RecvHdr(inA, &epA, &lengthA,
&tdescA, &paramA, 0);
DAP_RecvHdr(inB, &epB, &lengthB,
&tdescB, &paramB, 0);
}
par {
DAP_RecvPay(inA, A, n*ELEM_SIZE, 0);
DAP_RecvPay(inB, B, n*ELEM_SIZE, 0);
}
// 2) Multiply-Accumulate
result = 0;
for (i = 0; i < n; i++) {
result += A[i] * B[i];
}
// 3) Send Result
DAP_SendHdr(outB, dst_ep, ELEM_SIZE,
dst_tdesc, dst_param,
F_BEGP|F_MARK);
DAP_SendPay(outB, &result, ELEM_SIZE,
F_ENDP);
}
Figure 4.5: Example accelerator code
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ENDPOINT req_ep;
TDESC req_tdesc;
unsigned 32 req_param[6];
req_ep.id = src_id;
req_ep.ch = src_ch;
req_tdesc.ap_type = APT_TREQUEST3;
req_tdesc.ap_length = 24;
req_tdesc.flags = 0;
req_tdesc.tag = 0;
// destination header info.
req_param[0] = ;// endpoint
req_param[1] = ;// packet length
// destination transfer desc.
req_param[2] = ;// TDESC w/default AP
// source transfer desc.
req_param[3] = ;// TDESC w/sequential AP
req_param[4] = ;// address
req_param[5] = ;// length
DAP_SendHdr(out, &req_ep, length,
&req_tdesc, req_param,
F_BEGP|F_MARK|F_ENDP);
Figure 4.6: Example transfer request

and access pattern arguments are determined prior to calling the dot product routine by
interpreting a transfer request from the initiator. This instructional example can be made
more ecient by pipelining the multiply-accumulate operations and double-buering the
operands so that computation overlaps communication.

Partitioning computation on the

accelerator to perform a submatrix multiply would also improve performance.
The initiator controls the matrix multiply by issuing a series of three-party transfer
requests to the memories and accelerator. For each dot product, two requests to memory are
needed for the operand vectors and one request to the accelerator for the result. Figure 4.6
shows a transfer request for a row of

A.

A transfer request for a column of

B

is similar

except a transpose access pattern is used instead of a sequential access pattern. In a transfer
request for the result, the destination access pattern contains the address of an element in
matrix

C.

The request is delivered to the source of the transfer by assigning the source

ID as the request packet endpoint. The request parameters include three sections: (i) the
destination header information, (ii) the destination transfer descriptor, and (iii) the source
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Figure 4.7: Benchmark systems with (a) PowerPC, and (b) accelerator as initiator.

transfer descriptor. Since the request does not involve a payload, only

DAP_SendHdr is called

with all the packet marker ags.

4.6

Experimental Setup

Two basic systems were implemented to evaluate Qnet performance (see Figure 4.7).

A

PowerPC processor initiates transfers with two block RAM memory modules in one system
and a hardware accelerator initiates transfers in the other system. The Xilinx EDK assisted
system construction with component placement, connection, and conguration through the
graphical user interface. Each component, except for the accelerator module, was written
in VHDL. All components were made available in the EDK IP Catalog.

The benchmark

systems were implemented on a Xilinx Virtex-4 FX100 FPGA, which contains two embedded
PowerPC processors and 42,176 slices of congurable logic.

Switch.

A 4-port switch connects the three other modules using 32-bit Qlinks that run at

200 MHz. To minimize resource usage and latency, the implementation uses a xed address
table, a xed port priority resolution scheme, and a cut-through packet forwarding method.
Once the switch determines the route, the connection from input port to output port remains
the same for all following words of the packet. The full packet is not buered in the switch.

PowerPC.

The Virtex-4 embedded PowerPC is interfaced with Qnet through the On-

Chip Memory (OCM) interface. Two 4 KB, dual-port RAMs and a set of control and status
registers are memory mapped into the processor address space. One dual-port RAM is used
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for transmission and the other is used for reception. The PowerPC runs at 400 MHz, while
the OCM interface is clocked at 100 MHz.

The benchmark application accesses the Qnet

modules through a library written in C and compiled with gcc for the PowerPC.

Accelerator.

The accelerator module is written in Handel-C and compiled with the DK

Design Suite [59] to produce an EDIF le.

A stub module, compatible with the EDK,

instantiates the Handel-C accelerator through the standard Qport signals. The Handel-C to
Qnet programming interface is implemented through a library written in Handel-C, and is
callable by the accelerator application.

FPGA Block RAM.

The FPGA Block RAM memory module is implemented using

64 KB of on-chip block RAM. The module responds to DAP read and write requests, allowing
memory access over the network; and it supports concurrent read and write operations. The
block RAMs use the 200 MHz Qnet clock.

4.7

Results

Three benchmarks are run on each of the evaluation systems: (i) A one-sided write from the
initiator to memory, (ii) a three-party communication involving a transfer between memory
modules, and (iii) a one-sided read from memory to the initiator. The initiator in the systems
is either the PowerPC or the Handel-C accelerator. Benchmark timing surrounds a loop that
executes the communication instances

220

times in a streaming fashion. When clocked at

200 MHz, the maximum theoretical bandwidth of a 32-bit Qlink is 763 MB/s per direction
(1 MB =

220

bytes). The theoretical minimum latency for each of the benchmarks is 30 ns,

50 ns, and 80 ns respectively, which is determined only by packet word length.
Table 4.2 shows the modest resource usage of the various Qnet components used by
the benchmark systems. The Qnet components in each system account for about 4% of the
total FPGA slice resources.
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Figure 4.8:

Qnet performance.

The legend indicates the parties involved in the transfer

where PPC = PowerPC, ACC = Accelerator, BRAM = Block RAM. Note that accelerator
results are very near theoretical peak values.
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Table 4.2: Qnet Resource Usage
Qnet Component

Slices

FPGA Percentage

4-Port Switch

464

1.1%

Block RAM Qport

504

1.2%

PowerPC Qport

189

0.4%

Figure 4.8 shows the Qnet communication performance for the two benchmark systems. When the PowerPC is the initiator, both reads and writes to block RAM (BRAM)
reach a bandwidth of 756 MB/s.

Transfers between BRAMs with 64 KB packets reach

762 MB/s, which is within 1 MB/s of the theoretical maximum.

The latency for a small

write packet to BRAM is 250 ns. When reading BRAM, a small packet is returned in 480 ns.
The processor interface adds about 200 ns of latency for each packet send or receive.
By avoiding processor overhead, the hardware accelerator module greatly reduces the
one-sided write latency to 40 ns.
latency.

This is only 10 ns away from the theoretical minimum

The three-party transfer is reduced to 60 ns, and a read takes 120 ns.

For larger

packet sizes, the accelerator bandwidth is comparable with the PowerPC.

4.8

Conclusion

Qnet addresses many of the challenges associated with recongurable computing.

Qnet

encourages parallelism, provides high-performance communication, and supports modular
design with high-level languages. Thus, the Qnet architecture facilitates computer scientists
and software developers in utilizing the computational power of FPGAs.
The key features of Qnet are its modularity and standard interfaces. The hardware
interface enables a platform-level tool to congure the system with pluggable components
from a library and to integrate user-developed accelerator modules. The programming interface hides the complexities of the system and facilitates code reuse. Through communication
packets, the Distributed Access Protocol allows any system module to access another's resources. Standard and user-denable access patterns direct packet assembly and disassembly
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at endpoints. With a three-party communication scheme, control packets injected into the
system may initiate data ow and invoke operations.
The packet-switched architecture of Qnet realizes high performance and ecient resource usage on FPGA technology.

For example, a 32-bit Qlink achieves a bandwidth of

762 MB/s for large packets and a latency of 40 ns for small packets, which are very near
the theoretical peak values.

Also, a 4-port switch requires only about 1% of the FPGA's

resources. In support of parallelism, the switched architecture allows concurrent communication paths between modules.
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Chapter 5
Hardware Accelerated Sequence Alignment with Traceback

Published in the

International Journal of Recongurable Computing,
Vol. 2009, Article ID 762362

Abstract
Biological sequence alignment is an essential tool used in molecular biology and biomedical
applications. The growing volume of genetic data and the complexity of sequence alignment
present a challenge in obtaining alignment results in a timely manner. Known methods to
accelerate alignment on recongurable hardware only address sequence comparison, limit the
sequence length, or exhibit memory and I/O bottlenecks. A space-ecient, global sequence
alignment algorithm and architecture is presented that accelerates the forward scan and
traceback in hardware without memory and I/O limitations. With 256 processing elements
in FPGA technology, a performance gain over 300 times that of a desktop computer is
demonstrated on sequence lengths of 16000.

For greater performance, the architecture is

scalable to more processing elements.
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--TTCT--T--TAGATTC
CCTTCTACTGCTA-CTTC
Figure 5.1: Example pairwise alignment

5.1

Introduction

Searching and comparing biological sequences in genomic databases are essential processes
in molecular biology.

The collection of genetic sequence data is increasing exponentially

each year and consists mostly of nucleotide (DNA/RNA) and amino acid (protein) symbols.
Approximately 3 billion nucleotide pairs comprise the human genome alone. Given the large
volume of data, sequence comparison applications require ecient computing methods to
produce timely results.
Biologists and other researchers use sequence alignment as a fundamental comparison method to nd common patterns between sequences, predict protein structure, identify
important genetic regions, and facilitate drug design. For example, sequence alignment is
used to derive u vaccines [56] and by the nation's BioWatch [29] program in identifying
DNA signatures of pathogens. Sequence alignment consists of matching characters between
two or more sequences and positioning them together in a column. Gaps may be inserted in
regions where matches do not occur to reect an insertion or deletion evolutionary event. A
count of the matching characters results in a measure of similarity between the sequences.
Pairwise alignment involves two sequences (see Figure 5.1) and multiple alignment considers
three or more sequences.

Finding the optimal multiple sequence alignment is NP-hard in

complexity. As a rst step, multiple alignment algorithms [88, 68] often compute a pairwise
alignment between all the sequences.
Global and local pairwise alignment are the two most common alignment problems.
Global alignment [65] considers both sequences from end to end and nds the best overall
alignment. Local alignment [82] identies the sections with greatest similarity and only aligns
the subsequences. Both alignment problems are typically solved with dynamic programming
(DP), which lls a two dimensional matrix with score or distance values in a forward scan
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from upper left to lower right, followed by a traceback procedure. Traceback occurs from a
designated lower right position following a path to upper left, thereby determining the best
alignment.
The computational cost for an optimal sequence alignment increases exponentially
with the length of each sequence and with the number of sequences. This complexity poses a
challenge for sequence alignment programs to return results within a reasonable time period
as biologists compare greater numbers of sequences. Using current methods, an alignment
program may run for days or even weeks depending on the number of sequences and their
length.
Unlike most acceleration methods that focus on sequence comparison, this research
describes and evaluates a space-ecient, global sequence alignment algorithm and architecture that includes traceback for implementation on recongurable hardware.

Given a

pair of sequences, the accelerator returns a list of edit operations constituting the optimal
alignment. A library of accelerator functions is easily incorporated into multiple sequence
alignment programs that run on platforms equipped with recongurable hardware.

5.2

Related Work

Most eorts to accelerate bio-sequence applications with hardware have focused on database
searches.

Ramdas and Egan [77] compare several of these architectures in their survey.

Given a query sequence, an entire genetic database is scanned looking for other sequences
that are similar. Searching a genetic database for matches with a bio-sequence is similar in
nature to a search of the web that returns  hits sorted by relevance. Accelerating a database
search is a simpler problem than alignment. Only the score for the comparison is computed
by hardware in the forward scan, whereas alignment requires traceback in addition to the
forward scan. The sequence comparison problem can be mapped to a linear systolic array of
processing elements (PEs) requiring

O(min(m, n))
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space, where

m

and

n

are the lengths of

the sequences. However, global alignment necessitates extra storage for traceback pointers
and a traceback procedure, which are not addressed by sequence comparison solutions.
Traceback support in hardware has the most benet when the traceback path spans
a signicant portion of the DP matrix. Global alignment applications realize the greatest
performance gain because the traceback path extends across the entire DP matrix, whereas
local alignment applications with a shorter path show less benet. After a forward scan in
hardware, any alignment in software must recompute the DP matrix and traceback pointers
for the section of interest before determining an optimal traceback path. For instance, accelerated database search applications may compute an alignment in software only between
high-scoring matches and the query sequence after the comparison phase.

These search

applications usually run in acceptable time with relatively short query sequences; however,
comparative genomic applications commonly align long sequences at greater computational
cost and stand to benet from accelerated alignment. Examples include whole genome alignment [11], whole genome phylogeny [14], and computation of pathogen detection signatures
[81].
The predominant, non-parallel algorithms for global sequence alignment are described
by Gotoh [31] and Myers-Miller [64]. Both algorithms execute in
presented by Gotoh requires

O(log m + n)

O(mn)

O(mn) time.

The algorithm

space, while the algorithm of Myers-Miller needs only

space, but it incurs a factor of 2 time penalty. Most of the space is used to

hold values of the DP matrix and the traceback pointers. Saving all traceback pointers in
an array requires only one forward scan through the DP matrix followed by one traceback
pass. Otherwise, multiple passes through the DP matrix are required if not saving all the
traceback pointers. The downside of saving all the traceback pointers is the

O(mn)

space

requirement, which can be signicant for longer sequence lengths or prohibitive when limited
by FPGA memory.
A few eorts propose hardware methods for accelerating pairwise alignment and traceback. The work presented by Hoang and Lopresti [37] describes an FPGA architecture which

52

consists of a linear systolic array of PEs that output traceback data. However, the type of
sequences are limited to only DNA and the sequence length is limited by the number of PEs
on the accelerator (a couple of hundred nucleotides).

The work by Jacobi et al. [38] and

VanCourt-Herbordt [92] suggest accelerated traceback methods, but with few details. The
sequence length accommodated by their accelerators is also limited by the number of PEs
on the accelerator like the one described by Hoang. Another limitation of the Hoang and
VanCourt methods is that traceback cannot be overlapped with another forward scan since
the systolic array is used for both scan and traceback.
The methods presented by Yamaguchi et al. [103] and Moritz et al. [61] allow longer
sequences by partitioning the sequences through the pipeline of PEs.

Nevertheless, the

traceback data must be saved to external memory, since the size of the data exceeds the
amount of available internal FPGA memory.

Hence, the traceback performance of both

methods is limited by the FPGA bandwidth to external memory. The design described by
Benkrid et al. [3] also partitions sequences, but the size of FPGA memory ultimately limits
the length of sequences that are aligned with hardware acceleration. Operating at 100 MHz,
a systolic array with 256 PEs requires at least 6.4 GB/s of memory bandwidth to store 2-bit
traceback data from each PE. As PE densities and clock frequencies increase, the external
memory bandwidth is easily exceeded. Internal FPGA memory has sucient bandwidth, but
even modest sequence lengths of 16 K require 64 MB of traceback store, which far exceeds
current FPGA internal memory capacities.
The global alignment algorithm presented in this paper overcomes the memory size
and bandwidth limitations of FPGA accelerators and does not limit the sequence length by
the number of PEs. Long sequences of DNA and protein are accommodated by the algorithm
through a space-ecient traceback procedure that is accelerated in hardware. Traceback may
occur in parallel with the next forward scan since it is implemented in a separate process
from the systolic array.
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5.3

Algorithm

The general algorithm is described rst followed by the FPGA architecture in the next
section. The algorithm is based on dynamic programming (DP), but partitions the problem
into slices for the FPGA hardware. A description of the general sequence alignment problem
is also found in [65, 31].

sequences A = a1 a2 ...am

Given a pair of

|B| = n

from the nite alphabet

characters

- into

Σ0 = Σ ∪ {- }

A

and

B.

Σ,

inserting/deleting a gap. Let
score of sequences

a1 a2 ...ai

the score in each element of

1≤i≤m

and

H

and

H.

ai

bj ,

with

A0

and

|A0 | = |B 0 |.

are of equal length such that

length |A| = m

and

is obtained by inserting

gap

B = b1 b2 ...bn

sequence alignment

The aligned sequences

determine the similarity of symbol

relations for

a

and

B0

of

from the extended alphabet

Let the function

and the constant

α

represent the cost of

denote the DP matrix and the element

b1 b2 ...bj .

s : Σ×Σ → Z

H[i, j] the similarity

An optimal alignment is obtained by maximizing

The values of

H

are determined by the following recurrence

1 ≤ j ≤ n:

H[0, 0] = 0,
H[i, 0] = H[i − 1, 0] + α,
H[0, j] = H[0, j − 1] + α,



H[i − 1, j − 1] + s(ai , bj ),



H[i, j] = max H[i − 1, j] + α,




 H[i, j − 1] + α.

(5.1)

The matrix ll occurs in a scan from upper left to lower right because of dependencies
from neighboring elements. During the forward scan, a pointer

p ∈ {DIAG,

indicates the current selection of the max function in Equation 5.1.
priority resolves the selection.

T [i, j] = p.

The value of

p

Given a tie, xed

is saved to the traceback matrix

Following the forward scan, traceback proceeds from
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ABOVE, LEFT}

T [m, n]

to

T,

thus

T [0, 0],

W = Num PEs
[i,j] = [0,0]

Designated
Columns [k,j]

A

B

Aseg

Bseg

[m,n]

Bseg

interchange

Aseg

Figure 5.2: Forward scan and traceback

thereby determining the best alignment.

{SUBSTITUTE,

The result is a list of edit operations

e ∈

INSERT, DELETE}.

The scan algorithm presented here builds upon the space-saving concepts described
by Edmiston et al. [20], and the divide-and-conquer scheme of Guan and Uberbacher [35].
Since sequence lengths are often longer than the number of PEs available in a systolic array,
the problem is often partitioned [48]. The forward scan consists of two fundamental scan
procedures ScanPartial and ScanFull. The partial and full descriptors refer to the
amount of traceback data saved by the procedures. ScanPartial partitions the DP matrix

H

into slices of width

W.

The slices are processed iteratively.

each slice is a column of traceback pointers
Figure 5.2). The designated columns

k

R[k, j]

are given by

pointers form a partial traceback path through
each slice. Given that
for

1≤i≤m

and

p

H

that refer to a row in a prior slice (see

k ∈ {c | c mod W = 0 ∨ c = m}.

determine

R.
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The row

that link only the right-most columns of

indicates the heritage of element

1≤j≤n

The result of processing

H[i, j],

the following recurrences

if

i mod W = 1

then




j−1



R[i, j] =
j




 R[i, j − 1]
else




R[i − 1, j − 1]



R[i, j] =
R[i − 1, j]




 R[i, j − 1]

Only the designated columns of

R

if p

= DIAG

if p

= LEFT

if p

= ABOVE

if p

= DIAG

if p

= LEFT

if p

= ABOVE

are actually stored, which correspond to the right-most

columns of a slice. The values for the other columns are retained temporarily with a vector
variable that follows the wavefront of the scan. In contrast, the ScanFull procedure does
not partition the DP matrix and produces a full matrix

T

of traceback pointers that refer

H.

to adjacent elements of

The TracePartial procedure diers from TraceFull in that the partial set of
traceback pointers from

R are followed instead of the full set from T .

The row pointers, from

R[m, n] to R[0, 0] in designated columns, identify waypoints on the optimal path through the
DP matrix. Since the row pointer in

R[k, j]

refers to a row in a prior slice, a block between

the columns is identied, along with corresponding segments of

A

and

B

back to

A

and

B.

The segments of

are passed to ScanFull and TraceFull to determine the full path from

[kprev , R[k, j]].

[k, j]

The alignment results from each block are concatenated and thereby

form a complete path from

[m, n]

to

[0, 0].

Since the vertical height of a block (the length of a

B

segment) is unbounded, the

traceback space available to the Full procedures may be exceeded. To avoid this case, a
vertical threshold

Y

is dened such that if exceeded, the Partial procedures are called

instead, with the segments of

A

and

B

interchanged in the calls.

Figure 5.3 shows the

algorithm, which is central to bounding the memory required for traceback. TracePartial
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procedure TracePartial(A, B, m, n, R, E)

{

}

x2 ← m, y2 ← n
while (x2 > 1) do
x1 ← b(x2 − 1)/W c · W + 1
y1 ← (x1 > 1 ∧ y2 ≥ 1) ? R[x2 , y2 ] + 1 : 1
xlen ← x2 − x1 + 1, ylen ← y2 − y1 + 1
if (ylen = 0) then
Add xlen DELETE operations to E 0
else if (ylen ≤ Y ) then
ScanFull(Ax1 , By1 , xlen, ylen, T )
TraceFull(Ax1 , By1 , xlen, ylen, T, E 0 )
else // interchange A and B
ScanPartial(By1 , Ax1 , ylen, xlen, R0 )
TracePartial(By1 , Ax1 , ylen, xlen, R0 , E 0 )
∀e ∈ E 0 : replace DELETE ⇔ INSERT
end if
E ← E ∪ E0
x2 ← x1 − 1, y2 ← y1 − 1
end while

Figure 5.3: Algorithm for TracePartial

is called recursively a maximum of once. Any segments passed to the Full procedures will
not exceed

W

and

Y

in length because of the partitioning done by ScanPartial. In the

worst case, the length of sequence
length of

5.4

B

A

is bounded by the rst call to ScanPartial and the

is bounded by the second call.

Architecture

The global alignment accelerator is implemented using Qnet [53], an open-source packetswitched network architecture similar to DIMEtalk [80]. Qnet components interconnect the
host and other FPGA accelerator modules in the system. The architecture facilitates system
design with reusable modules that encapsulate sharable devices or resources. Qnet encourages parallelism by oering concurrent, high-performance data paths between modules. Figure 5.4 shows the alignment system constructed with Qnet modules and components. A few
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PW Alignment
C

B

A

Switch

DP FIFO

Host Interface
PCI Express

Figure 5.4: System architecture

specics of Qnet are given before describing the alignment accelerator module and system
operation.

5.4.1

Qnet Components

The basic network components consist of a switch, Qports, and Qlinks. As the central gure
in the network, the switch provides a path for communicating packets to other modules.
Qports are the interface between modules and the network, and are the addressable endpoints
of communication. Qports are connected by Qlinks, which consist of paired, unidirectional,
point-to-point signaling channels that are each 32-bits wide in this system, but may be
implemented with other bit widths. Each Qport has word-based ow control that will apply
back-pressure on a link, delaying communication until the port is ready to receive. Hence,
packets are not arbitrarily discarded, and the requirement to buer an entire packet at
the input of a module is removed while still maintaining performance. Qnet communication
performance has been shown to be very near the theoretical max bandwidth between modules
on the FPGA while also maintaining latencies very near theoretical minimums.
Qnet reliably transfers data packets between endpoints through a simple protocol that
requires minimal FPGA resources. Packets consist of a small header (see Figure 5.5) and
a payload of variable size. The header species the source and destination endpoints with
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byte 0

byte 1

byte 2

byte 3

dst ID

src ID

dst ch src ch

sequence

protocol

payload length

Figure 5.5: Qpacket header

unique port identiers and also indicates the payload length. When a packet header enters
the switch, the output port is determined from the destination endpoint and remains the
same for all following words of the packet. With a cut-through packet forwarding method,
the full packet is not buered in the switch. Packets that enter the switch simultaneously
with dierent destinations pass through concurrently. This architecture allows parallel data
transfer on all ports of an accelerator module.

5.4.2

System Modules

Host Interface.

The host computer communicates with the FPGA accelerator through

the PCI Express [4] module, which contains DMA engines and translates PCI packets into
Qnet packets. Two ports on this module allow both sequences to be sent in parallel to the
accelerator.

DP Matrix FIFO.

If the length of sequence

accelerator, the DP matrix
described in Section 5.3.

H

A

is longer than the number of PEs in the

must be processed in slices of width

W = (num.

PEs) as

After processing a slice, the right column of DP matrix values

will exit the pipeline of PEs. These

H

values are sent in a packet to the DP matrix FIFO

and retained for processing the next slice through the pipeline. Any packet sent to the DP
matrix FIFO will be returned to the originating Qport, as indicated by the packet header,
thus cycling the pipeline output to the input.

The FIFO may be implemented with any

memory technology of sucient bandwidth and size to handle the stream of data from the
PE pipeline.

Since only one

H

value exits the pipeline each clock cycle, the bandwidth

requirement is not excessive.
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Figure 5.6: Pairwise alignment module

Pairwise Alignment Module.

The compute intensive portions of the alignment algo-

rithm are performed by the pairwise alignment module, which contains the pipeline of PEs.
This module has three Qports through which the sequences are provided and results are
returned (see Figure 5.4).

In parallel, Sequence

A

is input on port A and sequence

B

is

input on port B, while the traceback results are returned on port C.
Figure 5.6 shows the internal architecture of the alignment module. The front-end of
the pipeline synchronizes the
traceback results

R

A and B streams of symbols, and the back-end sends the partial

out on port A and the

H

values on port B. The symbols of sequence

that ow through the pipeline are merged with the
be needed in processing additional slices. Merged

H

B

values on output, since they will also

and

sent in a packet to the DP matrix FIFO. As sequence
and

H

B

A

H

values that exit the pipeline are

is fed into the pipeline, merged

B

values from the end of the pipeline ow from the alignment module through the DP

matrix FIFO and back into the front-end of the pipeline at port B. This cycle occurs for
each slice of the scan, except for the last.
Most systems commonly load a segment of
whereas this system enters

A

and

B

A

into the pipeline and then shift in

in parallel [24]. Sequence
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B

B,

is shifted in as usual, but

ai
s

Lookup table

bj
diag

above

H[i-1,j-1]
R[i-1,j-1]

+ s(ai,bj)

+α

left

H[i,j-1]
R[i,j-1]
here

H[i-1,j]
R[i-1,j]

+α

H[i,j]
R[i,j]

Figure 5.7: Processing element architecture

A

is bussed to each PE and latched when the rst symbol of

(see Figure 5.7).

B

reaches a PE in the pipeline

The recurrence equations described in Section 5.3 are calculated by the

PEs each time a pair of symbols enter the pipeline. As a forward scan proceeds from upper
left to lower right, the pipeline of PEs operate in parallel along an anti-diagonal wavefront
through the DP matrix.

Figure 5.8 shows the progression of symbols in the pipeline and

shows the mapping of PEs to DP matrix cells over several cycles.
Both of the forward Scan procedures are implemented by the pipeline of PEs. Scan-

Partial enables the

R

(partial row pointer) output, while ScanFull enables the

traceback pointer) output. Conguration bits in the packet header of sequence

A

T

(full

determine

which pointer type is enabled. For each slice processed by ScanPartial, a column of

R

is

returned to the host in a packet. ScanFull will only process one slice, while saving the full
traceback data in FPGA block RAM, which has the bandwidth to store pointers from every
PE in parallel. The vertical threshold

Y,

as described in Section 5.3, is determined by the

depth of FPGA block RAM allocated to full traceback.
A state machine implements the TraceFull procedure that follows the pointers
saved in block RAM by ScanFull. To initiate a full traceback, a request packet is sent to
Port C of the pairwise alignment module from the host. The results, a list of edit operations
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Figure 5.8: Symbol ow and the corresponding DP matrix wavefront for sequential cycles of
the PE pipeline.
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Figure 5.9: The traceback matrix

24

T [4,4]

28

T

is skewed in memory. The pointers show how to address

neighboring cells during traceback in the skewed matrix.

e ∈ E,

are returned to the host from Port C. TracePartial is implemented in software on

the host, but calls the Full procedures for most of the work (see Figure 5.3).
Access to traceback pointers

T [i, j] in block RAM requires a skewed addressing scheme

because of the storage method used in the forward scan.

Storing a diagonal wavefront of

pointers as a row in block RAM skews the traceback matrix

T

in memory (see Figure 5.9).

A full traceback begins with a request packet that contains the cell address of
lengths of sequences

A

and

B.

The address of

T [1, 1]

T [1, 1] and the

is saved at the start of a full forward

scan and will always be the lowest address in a row (leftmost). From the address of
and the width

W

of block RAM in cells, the address of

T [m, n]

is calculated:

m0 = m − 1,
n0 = n − 1,
addrT [m,n] = addrT [1,1] + W (m0 + n0 ) + m0 .
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T [1, 1]

Traceback proceeds from
a traceback pointer

T [m, n] to T [0, 0] following the pointer in each accessed cell.

p from the current cell,

Given

the following equation determines the address of

the next cell in block RAM.




addr − (2W + 1)



addr =
addr − (W + 1)




 addr − W

if p

= DIAG

if p

= LEFT

if p

= ABOVE

Since block RAM is dual-ported, traceback reads can occur while the next forward
scan concurrently saves pointers in another portion of the traceback memory. Address calculations into block RAM wrap around when the range is exceeded.

5.4.3

System Parameters

Most system parameters are implemented with VHDL generics. For example, symbol width,
number of PEs, traceback memory depth, and various register sizes are all specied at a high
level in the module hierarchy and passed as generics to lower modules. This allows dierent
congurations of the accelerator with minimal changes to the source.

Protein sequences

require 5-bit symbols and DNA sequences require at least 2-bit symbols. Mega-length sequences may be handled by the architecture and algorithm by setting system constants and
rebuilding a system. The number of PEs is scalable to match the target hardware resources.
Several system parameters aect the maximum sequence length

Lmax

that can be

processed by the accelerator. As mentioned previously, the DP matrix FIFO must be deep
enough to hold the merged

B

symbols and

The FIFO length limit is determined by
of bytes for a single

B -H

pair and

H

values that come from the end of the pipeline.

LF = NF IF O /NBH , where NBH

NF IF O denotes the DP matrix FIFO size in bytes.

substitution and gap costs combined with the

H

s(ai , bj ).

To avoid
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Also, the

register size aect the maximum sequence

length. Each stage of the pipeline increments an
of the similarity function

denotes the number

H

H

value by the gap cost

register overow, the

H

α

or the result

length limit is

LH = (2NH −1 − 1)/Imax ,

where

NH

denotes the number of bits in

denotes the maximum absolute value of the gap cost
conjunction with the other parameters, the

R

length. A register for
the number of bits in

R

α

registers, and

or the similarity function

Imax

s.

In

register size aects the maximum sequence

must hold an index into sequence

B

without overow. Given

R registers, the R length limit is LR = 2NR − 1.

length limits, the maximum sequence length is determined by
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H

NR ,

From the contributing

Lmax = min(LF , LH , LR ).

Timing Model

A timing model is presented for the sequence alignment algorithm and architecture described
in Sections 5.3 and 5.4. First, constants for the system are dened with the values in parenthesis being specic to the evaluation system:

W

=

number of PEs (256)

Y

=

threshold for length of sequence

Cpad =

cycles to pad pipeline (8)

ts

=

communication startup (1.5 µs)

th

=

host overhead (3 µs)

tclk1

=

period of clock 1

(1/100 MHz)

tclk2

=

period of clock 2

(1/150 MHz)

B

(768)

Timing varies as a function of the following variables:

l

= |A0 | = |B 0 | ,

m

= |A| ,

length of sequence

A

n

= |B| ,

length of sequence

B

Nslice = dm/W e ,

aligned length

number of slices

The time for processing a slice is determined by the length of

B

or the length of the pipeline

plus padding, whichever is greater. Flush time depends on how much of sequence
in the pipeline after processing a slice and is calculated from the length of
(zero limited) or the length of the pipeline, whichever is less:
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B

B

is left

minus padding

tslice

= tclk1 [max(n, W + Cpad ) + 1]

tf lush = tclk1 min(W, max(0, n − Cpad ))
Based on the previous denitions, execution times for the Scan and Trace procedures are:

tscanF

= tslice + tf lush + 4ts

ttraceF = tclk2 (2l + 4) + 2ts
tscanP

= Nslice (tslice + ts ) + tf lush + 4ts

ttraceP = Nslice (tscanF + ttraceF )
Finally, the time to perform a global sequence alignment is given by:

talign =




t

+ ttraceF + th

if m



tscanP + ttraceP + th

else

scanF

≤W ∧n≤Y

This analytical model matches experimental results and predicts the scalability and performance of the architecture under various system congurations.

5.6

Experimental setup

Application.

Three global alignment implementations are tested in the evaluation: (1) as

a baseline, a software-only version of the algorithm presented in this paper; (2) a version
accelerated by the FPGA; and (3) an implementation of the Myers-Miller global alignment
algorithm for an additional point of reference. The host computer is used to evaluate the
software only versions of the algorithms.

Seq-Gen [76] produced varying lengths of test

sequences ranging from 128 to 16383 symbols for the evaluation. The applications use a gap
cost of

Host.

−2,

a substitution score of 1, and a match score of 2.

The host platform consists of a desktop computer with a 2.4 GHz Intel Core2 Duo

processor running Fedora 6 Linux as the operating system.

All benchmark applications

execute in a single thread and are compiled with gcc using -O3 optimization. For accurate
timing, the processor's performance counters are used.

66

256 PEs

Traceback
PE_0

PCI Express Core
4-port Switch
Host Interface
(DMA)

DP FIFO
PE_255

Figure 5.10: FPGA oorplan

Accelerator.

An 8-lane PCI Express add-in card with a Xilinx Virtex-4 FX100 FPGA

provides the hardware acceleration. To conserve FPGA resources, only 4 of the 8 PCI Express
lanes are used in the experimental system. All of the components are implemented in VHDL.
As shown in Figure 5.4, a 4-port switch connects the three FPGA modules using 32-bit Qlinks
that run at 150 MHz. For simplicity and minimal latency, the switch is implemented with a
xed address table and a xed port priority resolution scheme. The DP matrix FIFO uses
64 KB of FPGA block RAM, which is enough to hold 16 K entries of

B symbols and H

values.

Driven by a 100 MHz clock, the pipeline consists of 256 PEs placed in a tiled pattern. DNA
and protein sequences are accommodated with 5-bit symbol values. An 8-bit look-up table
that requires one block RAM per PE implements the similarity function
outputs a 2-bit traceback pointer

s(ai , bj ).

Each PE

p that is stored in traceback memory, which is instantiated

in 64 KB of block RAM with a width of 512 bits and a depth of 1024. The traceback memory
depth determines the
values

R

Y

threshold. Within the system, DP matrix values

H

and row pointer

both require 16-bits.

Through the use of constraints and oor planning, 90% slice utilization is achieved.
First, an area shape and size constraint for one PE is determined, in this case, by repeated
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Table 5.1: Resource usage
Component

Slices

FPGA Percentage

PCI Express

6175

14.6%

Host Interface

1221

2.9%

4-Port Switch

448

1.1%

Traceback

283

0.7%

DP FIFO

192

0.5%

PE (one)

111

0.3%

Table 5.2: Speedup between implementations
Sequence Length

tF P GA µs

tM yers
tF P GA

tHost
tF P GA

511

64

131

107

1023

128

171

124

2047

327

264

181

4095

969

357

236

16383

11696

471

304

place and route trials. Then, given this shape and size, a simple (75 line) Perl script tiles
the PEs in a programed pattern by generating area constraints for each PE. Keep-out areas
are also given to the Perl script. The text output from the Perl script is pasted into the user
constraints le for use by the place and route tools along with the other constraints. Only
slice resources are constrained for the PEs, since the block RAM needed for each PE may
not reside within the area constraint. To meet timing, the rst and last PEs of the pipeline
are kept closer to the Qport interfaces of the switch and alignment module, which is shown
in Figure 5.10 along with the tiling pattern.

The traceback block RAMs are constrained

to a centrally located area of the FPGA to minimize path lengths from distant PEs. For
proximity to the traceback memory, the traceback state machine is also centrally located.
Table 5.1 shows the relative resource usage of the various components.
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FPGA
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255
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8191

16384

Sequence Length
Figure 5.11: Global alignment execution time

5.7

Results

Figure 5.11 shows the performance of the three global sequence alignment implementations
with varying lengths of sequences and Table 5.2 compares the speedup between the implementations. The host-only version averages a speedup of 1.6 over the Myers-Miller implementation and the accelerated version achieves a max speedup of 304 over the host version. During
the forward scan, the accelerator reaches a peak dynamic programming rate of
cell updates/s (CUPS). Traceback occurs at a peak rate of

75 × 106

25.6 × 109

pointers/s. Figure 5.12

shows the actual performance compared with the timing model from Section 5.5. For longer
sequences, the actual performance is near the theoretical peak. The timing model suggests
a high degree of scalability for the presented algorithm and architecture. For example, performance predicted by the model gives a speedup of 580 with 512 PEs operating at 100 MHz
on a larger FPGA.
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1E-1
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Model - 256 PEs
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Time Seconds

1E-2

1E-3

1E-4
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(a)
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FPGA - 256 PEs
Model - 256 PEs
Model - 512 PEs
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Speedup

500

580

400
304
300
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1448
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8191
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Sequence Length

(b)
Figure 5.12: Timing model compared with actual FPGA performance. The model is nearly
indistinguishable from the FPGA time. (a) sequence alignment execution time, (b) speedup
relative to the host-only version.
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Supported by the low communication overhead of Qnet, sequences of length 10 or
greater are aligned faster on the accelerator. Sending a single packet from the host to the
accelerator takes minimally 1.5 µs. The demonstration system takes a minimum of 14 µs for
an alignment with most of the time being attributed to the overhead of several packets, since
only 2.65 µs is required for a single pipeline ll and ush once sequences are ready at the
front-end of the pipeline.
Sequences shorter than

W

have a lower bound on alignment time, because unused

PEs must be lled with null symbols. Longer sequences realize greater performance on the
accelerator because the pipeline does not require a ush between adjacent slices. Adjacent
slices need only 1 cycle of spacing in the pipeline. Longer sequences are also more ecient
because of proportionately less time spent in the traceback.

The average traceback time

relative to the forward scan can be visualized in Figure 5.2 as the area of the sub-blocks
relative to the area of the whole matrix.
Even though the algorithm presented here requires

O(mn) space, the traceback mem-

ory is reduced by a signicant constant. For example, given sequences with 100 K symbols,
saving all the traceback data requires 2.5 GB. By saving the partial traceback pointers in a
system with 256 PEs, the traceback data is reduced to 78 MB. Perhaps more importantly,
the necessary memory bandwidth to store the partial traceback pointers is reduced to a practical level that is achievable between the host computer and the FPGA accelerator. With
the pipeline running at 100 MHz and 16-bit

R

values, the partial traceback data rate is only

200 MB/s.
Qnet provides communication bandwidth up to 600 MB/s per link in each direction
between modules, which exceeds the rate needed by the alignment module to maintain
maximum throughput in the pipeline. With excess bandwidth at each end of the pipeline,
stalls occur infrequently. Sequences enter the alignment module on ports A and B at a rate
of 100 MB/s. Concurrently, partial traceback pointers exit port A at 200 MB/s destined for
the host, and merged

B -H

values exit port B at 400 MB/s destined for the DP FIFO.
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Notice that the presented algorithm does not limit the sequence length by the number
of PEs or by the amount of full traceback memory. Matching system parameters, such as
the number of PEs and the size of traceback memory, to the available FPGA resources
maximizes performance. The experimental results and timing model together demonstrate
the scalability of the algorithm without memory bandwidth limitations.

5.8

Conclusion

With the presented algorithm and architecture, long sequences are globally aligned with supercomputing performance on recongurable hardware. A speedup over 300 is achieved with
the example implementation on FPGA technology when compared to a desktop computer.
The architecture is scalable to larger capacity FPGAs for a further increase in performance.
Beyond sequence comparison, the full alignment of long sequences is accelerated without
memory and I/O bottlenecks through a space-ecient algorithm. After executing traceback
in hardware, the accelerator returns a list of edit operations to the host, which constitutes
an optimal alignment. Other global alignment acceleration methods only address sequence
comparison, limit the sequence length, or exhibit memory and I/O bottlenecks.
The key features of the algorithm are the bounded space requirement for full traceback
memory and the reduced space for partial traceback memory. These space reductions enable
high-performance alignment of long sequences on a recongurable accelerator and are a
match for FPGA memory capacities and bandwidth. Only 64 KB of FPGA block RAM is
used for full traceback in the demonstrated implementation. Partial traceback data sent to
the host at a rate of 200 MB/s is supported by commodity FPGA boards.
Future work includes combining coarse-grained parallel methods [75] with the negrained parallelism of this method for multiplied performance gain on recongurable computing clusters. Also, the advantages of the presented method are applicable to accelerating
local alignment. A general-purpose accelerated alignment library that consists of both local and global methods may be applied to multiple sequence alignment codes with minimal
eort.
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Chapter 6
Accelerated Large-Scale Multiple Sequence Alignment

Submitted to

BMC Bioinformatics

Abstract
Multiple sequence alignment (MSA) is a fundamental analysis method used in bioinformatics
and many comparative genomic applications. Prior MSA acceleration attempts with recongurable computing have only addressed the rst stage of progressive alignment and consequently exhibit performance limitations according to Amdahl's Law. This work is the rst
known to accelerate the third stage of progressive alignment on recongurable hardware. We
reduce subgroups of aligned sequences into discrete proles before they are pairwise aligned
on the accelerator. Using an FPGA accelerator, an overall speedup of up to 150 has been
demonstrated on a large data set when compared to a 2.4 GHz Core2 processor. Our parallel
algorithm and architecture accelerates large-scale MSA with recongurable computing and
allows researchers to solve the larger problems that confront biologists today.

73

6.1

Introduction

Biologists and other researchers use multiple sequence alignment (MSA) as a fundamental
analysis method to nd similarities among nucleotide (DNA/RNA) or amino acid (protein)
sequences. The compute time for an optimal MSA grows exponentially with respect to the
number of sequences. Consequently, producing timely results on large problems requires more
ecient algorithms and the use of parallel computing resources. Recongurable computing
hardware, such as Field-Programmable Gate Arrays (FPGAs), provides one approach to
the acceleration of biological sequence alignment.

Other acceleration methods typically

encounter scaling problems that arise from the overhead of inter-process communication and
from the lack of parallelism. Recongurable computing allows a greater scale of parallelism
using many ne-grained custom processing elements that have a low-overhead interconnect.
The most common algorithm used to solve the MSA problem is progressive alignment
[27, 68, 88].

This algorithm consists of three main stages.

The rst stage compares all

the sequences with each other producing similarity scores only.

Since this stage is easily

parallelized, it has traditionally been the focus of parallelization eorts; however, speedup is
limited without accelerating the following stages. The second stage of MSA groups the most
similar sequences together using the similarity scores to form a tree that guides alignment
in the next stage.

Finally, the third stage successively aligns the most similar sequences

and groups of sequences until all the sequences are aligned. Groups of aligned sequences are
converted into proles before alignment with a pairwise dynamic programming algorithm.
A prole represents the character frequencies for each column in an alignment. In Stage 3,
traceback information from full pairwise alignment is required to align groups of sequences.
In this work, a new method for accelerating the third stage is described that reduces
subgroups of aligned sequences into discrete proles before they are pairwise aligned on
the accelerator.

Our pairwise alignment algorithm [54] produces the required traceback

information and does not limit the sequence length by the number of processing elements
(PEs) or by the amount of block RAM on the accelerator.
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Other hardware acceleration

methods are inadequate for use in the third stage because the sequence length is severely
limited or only similarity scores are computed.
Alignment quality of the new method is assessed with the BRAliBase benchmark RNA
alignment database [99] that consists of 18,990 RNA alignments and with the MDSA data
set [9]. Discrete prole alignment is shown to have comparable quality to other popular MSA
programs and an accelerated version of the program demonstrates two orders of magnitude
speedup.

6.2

Related Work

Most eorts to accelerate bio-sequence applications with hardware have focused solely on
database searches and have employed a pairwise local comparison algorithm. Ramdas and
Egan [77] discuss several FPGA-based architectures in their survey.

Other pairwise com-

parison accelerators have also been described in [25, 50, 84]. A few methods to accelerate
MSA with hardware have been demonstrated, but they fail to use all the available parallel
resources in every stage of MSA; consequently, performance is reduced in some stages with
idle processors.
Without accelerating the most time consuming stages of progressive MSA, Amdahl's
law [1] limits the overall speedup. For example, if the third stage takes 5% of the computation
time, the overall speedup is limited to about 20 even if the other stages are innitely fast.
If the time in Stage 1 is reduced with faster comparison techniques, then the acceleration of
Stage 3 becomes more critical. Newer programs like MUSCLE [19] and MAFFT [41] use a
faster alignment-free comparison method; therefore, the third stage usually dominates the
computation time.

Even though these newer methods show greater performance, most of

the related work has still focused on accelerating ClustalW where the rst stage dominates
the run time.
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Multiprocessor-Supercomputer.

Most attempts to accelerate MSA have been on

shared-memory or distributed-memory systems using a coarse-grained parallel approach.
Mikhailov et al. [60] shows a 10x speedup with 16 processors by parallelizing all three stages
of ClustalW [88] with OpenMP [72] on a shared-memory SGI Origin machine. A notable
feature of this eort is the parallelization of the guide tree calculation in the second stage.
Deng et al. [15] parallelized several stages of MUSCLE [19] to realize a speedup of 15 on a
16 processor shared-memory machine. Several attempts [12, 17, 45, 46] have been made to
parallelize ClustalW on distributed-memory systems using message passing. In these cases,
Stages 1 and 3 were parallelized with the best performance reported by Lin et al. [47] having a speedup of 29 on 64 CPUs.

Tan et al. [86] achieved a speedup of 35 on a hybrid

multiprocessor-cluster system of 40 nodes with 80 CPUs. In the third stage, Tan's method
distributes group-to-group alignments to system nodes using a method that is based upon
guide-tree and recursive parallelism. The main contribution comes from computing the forward and backward DP scans in parallel on processors within a node. The small speedup
achieved in the third stage, which is under 10 in most cases, limits the overall speedup of
the progressive algorithms.

Cell BE.

Recently, the Cell Broadband Engine has received attention as an accelerator for

MSA. Vandierendonck et al. [93] have accelerated ClustalW by a factor of 8 when compared
with a 2.13 GHz Intel Core2 Duo processor running a single thread. Stages 1 and 3 were parallelized on two Cell BEs by vectorizing DP matrix calculations and scheduling independent
tasks across the 16 available synergistic processing elements. Using a Playstation3, Wirawan
et al. [100] achieved a peak speedup of 108 on the rst stage when compared with a 3.0 GHz
Pentium 4. Overall, a speedup of only 13.7 was observed on 1000 sequences with an average
length of 446.

However, the announcement from IBM to discontinue Cell production for

technical computing [26] may diminish further interest in the Cell.
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GPU.

Another popular acceleration technology is the general purpose graphics processing

unit. Its commodity nature has sparked much interest outside of the graphics community as
an acceleration engine. Liu et al. [51] accelerated all three stages of ClustalW on the GPU,
with the parallel portions programmed using CUDA [66]. When independent task and guide
tree parallelism is low, cells of DP matrix calculations are computed in parallel. An overall
peak speedup of 41.53 was demonstrated on 1000 sequences of average length 858 with 1
GPU card (GeForce GTX 280) when compared with a 3.0 GHz Pentium 4. The best speedup
obtained in each of the three stages is 47.13, 11.08, and 5.9 respectively. Again, the small
gain in the third stage limits the overall speedup.

FPGA.

Recongurable computing approaches accelerate the rst stage of MSA by com-

puting pairwise alignments with a pipeline of processing elements (PEs). This linear systolic
array operates with ne-grained parallelism along a wavefront of cells in the DP matrix. The
ClustalW algorithm does not use the score obtained from a pairwise alignment directly. Instead, the number of identical characters in an alignment are used to compute the fractional
identity. Oliver et al. [70] accelerates the rst stage of ClustalW, but leaves the second and
third stages for execution on the host processor. Instead of actually aligning the sequences,
a custom algorithm on the accelerator counts the number of identical characters during the
forward scan without performing traceback. The best overall speedup was 13.3 compared
to ClustalW running on a 3.0 GHz Pentium 4. For Stage 1, a PCI-based accelerator board
reaches a peak speedup of 50.9 with 92 PEs in a Xilinx XC2V6000. In another approach, Lin
et al. [47] demonstrated an overall speedup of 34.6 using 10 Altera Stratix PEIS30 with a
total of 3072 PEs. For the rst stage, a speedup of 1697.5 was achieved when compared with
a 2.8 GHz Xeon. The number of identical characters is deduced from the comparison score
returned from the accelerator and the sequence lengths. Even with the impressive speedup
in the rst stage, the overall speedup is still limited by the third stage. Greater performance
may be achieved, however, by accelerating the third stage of progressive alignment.
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Each position in a prole consists of a vector with character frequencies

for the corresponding column in a group of aligned sequences.
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(a) Multiple alignment of

(b) Prole derived from the alignment.

Discrete Prole Alignment

The third stage of MSA pairwise aligns proles in a similar way to sequences, but it must
also work with the extra information in proles.

Each position of a prole designates a

point in continuous prole space with a vector of character frequencies (see Figure 6.1 and
Figure 6.2). Prole-based MSA applications typically use oating-point numbers or scaled
integers to represent these character frequencies. The extra size and dimension of proles, in
relation to sequences, adds to the complexity of alignment. Hence, a reduced representation
of proles that retains as much information as possible simplies alignment. By reducing
proles to discrete prolesessentially sequences with an extended alphabetthey may be
aligned with a simpler pairwise sequence alignment algorithm.
The concept of discrete prole space was introduced by Eskin [23] with application to
DNA motif search, which nds relatively short patterns in a subject sequence. For instance,
when searching for promoter sequences, query proles have a length of about 812 positions.
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Figure 6.2: In three dimensions, prole space is a triangle on the plane

x+y+z = 1; however,

ve dimensions are required to represent DNA alignments. Points in prole space are shown
with coordinates and an aligned column example (transposed). The corners of prole space
represent columns of an alignment that contain all the same character.
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In Eskin's method, a motif is represented as a small, discrete prole that contains the probabilities of nding each nucleotide at the respective positions. A similar work by Wang and
Stormo [97] partitions a four-dimensional continuous prole space into 15 subspaces based
upon a supervised learning algorithm. Each dimension corresponds to a nucleotide frequency

fN

with the constraint

P

fN = 1 .

Any point falling within a partition is then represented

by a discrete prole symbol.
For the application of discrete prole space to MSA, a few issues and extensions must
be addressed. For example, an additional dimension must be added to prole space to accommodate gaps. Also, sample points from prole space must be selected for representation
with discrete symbols, and substitution costs need to be calculated between these sample
points. Furthermore, a reduction method from continuous space to discrete symbols must
be devised that can operate eciently on genomic-sized proles.

6.3.1

Sample Points

Five dimensions in prole space are required to represent proles that contain nucleotide
and gap character frequencies.

Each position of a prole can be mapped to a point that

falls on the bounded hyperplane

0 ≤ fN ≤ 1.

fA + fC + fG + fT + fgap = 1

in Euclidean space where

To reduce the number of possible points, a discrete number of sample points

are selected from continuous prole space. These sample points and a corresponding discrete
symbol represent nearby points in prole space.
A selection algorithm determines sample points by projecting lattice points
space onto the prole hyperplane according to the parametric equation

t = (1 −

P

pi )/D.

p

0

p = tp,

Lattice points (see Figure 6.3) are evenly spaced by a distance of

in

D-

where

1/L

in

each dimension; however, only points that lie in a band near the hyperplane are considered.
Given the sum of lattice point coordinates

S =

P

pi ,

the considered points fall between

) ≤ S ≤ (1 − L1 ). Intuitively, these lattice points reside on parallel hyperplanes that
(1 − D−1
L
√
are a distance of ε =
D/DL from each other (see Figure 6.4). Corners of prole space that
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Figure 6.3: Sample points are determined by projecting lattice points onto the prole plane.

consist of all one nucleotide are also included as sample points, but the point indicating a
prole of all gaps is excluded.
The number of sample points is reduced further by ltering points that represent
less probable nucleotide frequencies.

Nucleotides from the same group, either purine or

pyrimidine, have a higher probability of being aligned, while those from dierent groups
have a lower probability. Substitution tables reect this probability in their cost values and
inuence alignment algorithms accordingly. Therefore, sample points with a high frequency
of both purines and pyrimidines are eliminated if they meet the condition

(fi + fj > 0.75) ∧ (|fi − fj | < 0.30)

where

i ∈ {A,G}

and

j ∈ {C,T}.
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ε=

√

D/DL.

For

6.3.2

Substitution Table

After sample points in prole space are selected, the substitution cost between these representative points can be determined.

Instead of calculating the cost every time sample

points are compared during alignment, the cost can be computed once and stored in a new
sample substitution table. The discrete symbols associated with each sample point become
the indices into the table and the codebook for a quantization algorithm.
Substitution costs between sample points are computed from the individual nucleotide
frequencies and substitution costs.

Since a hardware constrained implementation of the

sample substitution table may only have 4 or 8-bit entries, a scaling factor adapts the range
of computed values to t within entry size limits. Given the nucleotide substitution table
of size

N × N,

an array of sample points

c,

and a scaling factor

β,

the substitution cost

s
s0

between each sample point is determined by

"
s0i,j =

N X
N
X

#
cj,n ci,m sn,m β.

m=1 n=1

The substitution cost of a gap and a nucleotide is the gap extension cost plus one.

This

prevents a gap in one sequence from being followed by a gap in the other sequence during
pairwise alignment of discrete proles.

6.3.3

Reduction

For the accelerator to sustain maximum performance, the host system must supply reduced
proles at the accelerator's input data rate (see Figure 6.5).

Proles are reduced to dis-

crete proles to support a simpler, higher-performing pairwise alignment algorithm on an
accelerator that only aligns sequences of symbols.

A new quantization technique is used

for this reduction on the host to reach the needed performance. For each continuous prole position, the reduction algorithm searches for a nearby sample point and then returns
the corresponding discrete symbol.

Finding a nearby point in less time is preferred to a
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Figure 6.5: Prole reduction before alignment

nearest neighbor search with greater overhead. Also, constraining the search to the prole
hyperplane

P

fN = 1

allows for some optimization.

A near neighbor search nds a sample point that is close to the given continuous
point, but not necessarily the closest point. This relaxation of proximity allows the search
to proceed in deterministic time, and thereby keep up with the accelerated pairwise alignment. Search begins by scaling and truncating each nucleotide frequency to form a partially
quantized point. Then these integral coordinates are used as indices into a lookup table

R

that contains references to nearby sample points. The scale factor determines the number of
quantization levels for each coordinate and also the size of the lookup table. As a result of
the search, points in continuous prole space are mapped to a small set of symbols that represent sample points. Not every element of the

D-dimensional

lookup table requires storage

since the partially quantized points lie within a scaled distance of

(D − 1)ε

from the prole

hyperplane. A ragged array with only the needed locations is used to implement the lookup
table

R.
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6.3.4

Example

An example of discrete prole alignment is presented starting with two groups of aligned
sequences. Prole formation, reduction, and pairwise alignment of the proles are included in
this example. A simplied alphabet

Σ0 = {A, C, - } is used so that the character frequencies

correspond with the X, Y and Z axes of a depictable three-dimensional prole space.
Figures 6.6 and 6.7 show instances of prole calculation and reduction. Each prole
position is calculated independently and corresponds with a column of aligned sequences.
Given two groups of sequences

{s1 , s2 }

and

{s3 , s4 },

continuous proles are calculated by

counting the occurrence of characters in each column and dividing by the number of sequences
to produce a vector of frequencies

(fA , fC , fgap ).

Prole reduction proceeds by scaling each

vector by 32 and truncating the values to form indices into the three-dimensional reduction
table

RA,C,gap .

These table lookup values, which are references to nearby sample points, are

used for each position of the discrete proles

p1,2

and

p3,4 .

Figure 6.9 depicts two points

in prole space and the nearby sample points found by lookup in the reduction table

R.

Figure 6.8 shows the discrete prole alignment process and the nal alignment of the original
groups. The discrete proles
the edit string

E1,2,3,4

p1,2

and

p3,4

are aligned with a pairwise algorithm that returns

composed of the operations

ei ∈ {(Mis)Match, Insert, Delete}.

edit operations also apply to the groups of sequences

{s1 , s2 }

and

{s3 , s4 }

The

because of the

position correspondence between alignments and derived proles.

6.4

Methods

The following components were incorporated into MUSCLE [19], an open-source MSA program, to demonstrate accelerated large-scale MSA.



SSE accelerated sequence similarity algorithms for the rst stage of MSA



A discrete prole alignment algorithm for the third stage of MSA



An FPGA accelerated pairwise alignment algorithm [54]
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S[code] = (sample point in profile space)
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Figure 6.6: From the alignment

{s1 , s2 }, a continuous prole is derived and
p1,2 . S is a table of sample points.

then reduced to

form the corresponding discrete prole
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{s3 , s4 }, a continuous prole is derived and
discrete prole p3,4 . S is a table of sample points.

Figure 6.7: From the alignment
form the corresponding
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then reduced to
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Figure 6.8: A pairwise alignment algorithm treats discrete proles as sequences. The resulting edit operations
and

p3,4 ,

E1,2,3,4

indicate the computed alignment between the discrete proles

and the corresponding groups of sequences

{s1 , s2 }

and

p1,2

{s3 , s4 }.

Corresponding code in MUSCLE was replaced with our highly-parallel code that uses SSE
instructions and the FPGA accelerator. Discrete prole alignment replaced the oat-based
alignment used in each step of progressive alignment. Also, sequence similarity calculations
were optimized with SSE instructions. The vectorized code includes the comparison of k-mer
counts and the counting of identical symbols.
Two versions of the modied MUSCLE are used for analysis. One version (MUDISC)
implements our pairwise alignment in software on the host, while the other (MUFPGA)
accelerates pairwise alignment on the FPGA. MUDISC is compared with other popular
MSA programs such as ClustalW [88], Kalign [43], MAFFT [41], MUSCLE [19], and POA
[34].

For those programs that support iterations, a maximum of two are used.

The non-

accelerated MSA programs and MUDISC execute only on the conventional processor and
MUFPGA additionally uses the FPGA accelerator.
performance are measured.
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Both alignment quality and program
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Figure 6.9: Given two prole points, nearby sample points and associated symbol codes are
shown.
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Nucleotide adaptations [9] of the BAliBASE [89] and SMART [44] reference alignments are used to compare the quality of the MSA programs. BAliBASE alignments have
been determined to be correct based upon known three-dimensional structure. Another assessment of alignment quality is obtained with the BRAliBase benchmark RNA alignment
database [99] that consists of 18,990 RNA alignments. Unaligned versions of the reference
alignments are realigned to produce test alignments. Reference and test alignments are then
compared with scoring programs to produce an accuracy metric between 0 and 1.
A performance analysis uses a few large-scale, viral data sets as shown in Table 6.2.
Overall program performance for MUSCLE v3.8.31, MUDISC, and MUFPGA is measured
by the wall-clock time needed to align a data set and includes all three stages of progressive
alignment. For accurate timing, the host processor's performance counters are used.
The host platform consists of a desktop computer with a 2.4 GHz Intel Core2 Duo
processor running 64-bit Fedora 13 Linux as the operating system. All benchmark applications execute in a single thread and are compiled with gcc using -O3 optimization. An 8-lane
PCI Express [4] add-in card with a Xilinx Virtex-4 FX100 FPGA provides the hardware acceleration for pairwise alignment. Acceleration occurs on a pipeline of 256 PEs driven by a
100 MHz clock. Each PE requires one block RAM to implement the substitution cost

s0i,j

as a lookup table. The accelerator supports linear gap costs and up to 64 points in prole
space with 6-bit symbol values.

6.5

Results

Alignment quality with BRAliBase 2.1 is depicted in Figure 6.10 for MUDISC and several
other MSA programs. The BRAliScore, which reects the alignment accuracy, is plotted in
relation to the average pairwise sequence identity (APSI) of the reference alignment. Identical
sequences have an APSI of 100%. BRAliScore is composed of two independent scores and
is calculated by multiplying the fractional identity (FI) [18] and the structure conservation
index (SCI) [98]. The FI score is based on the fraction of matching characters between the
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test and reference alignment, whereas the SCI is not based on the reference alignment, but
indicates the amount of secondary structure conserved in the multiple alignment. A local
smoothing of score values is applied with the acsplines option in gnuplot and a weighting
factor of 5e-3. Above 60% APSI, there is little dierence in the alignment quality between
the programs; however, MUDISC is one of the top performers on data sets below 60% APSI.
A comparison of alignment quality with the MDSA reference sets is reported in Figure 6.11.

The Q score, which is equivalent to the sum-of-pairs score (SPS) score [90], is

shown in relation to the APSI. Unlike the FI, the Q score only considers residue pairs
correctly aligned in the test alignment compared with the reference and does not count
residue-gap pairs. The acsplines smoothing option is again used, but with a weighting factor
of 1e-2. MUDISC is on par with other MSA programs down to about 40% APSI and is still
comparable in accuracy below 40% APSI.
The average alignment quality of MUSCLE and MUDISC is shown in Table 6.1. A
variant of MUDISC that uses the nearest neighbor search method is also shown. According
to the Friedman rank test [28] with an adjustment for ties, the dierence in quality between
the near and nearest neighbor search method is not signicant. Even though the average
scores are very similar, the dierence between MUSCLE and MUDISC is signicant with
MUSCLE ranking higher on BRAliBase and MUDISC ranking higher on the MDSA data
set.
Program run times for MUSCLE, MUDISC, and MUFPGA are reported in Table 6.2.
MUFPGA obtains an overall speedup of 33 relative to MUSCLE on the Inuenza data set
and a speedup of 154 on the HIV data set. Run times on the Corona and Herpes data sets
are estimated since the accelerator currently only supports sequence lengths up to 16 K. To
calculate these values, the pairwise alignment time in MUDISC is reduced by a factor of 290,
which is extrapolated from timings on the Inuenza and HIV data sets. Pairwise alignment
in the third stage is accelerated by a factor of 176 on the Inuenza data set and a factor of
283 on the HIV data set.
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(a)
BRAliBase 2.1 Scores for k15
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Figure 6.10: MUDISC (the new method) is compared with several alignment programs on
a seven (a) and fteen (b) sequence RNA reference set from BRAliBase 2.1. A higher score
indicates better quality and is shown in relation to the average pairwise sequence identity
(APSI). MUDISC uses discrete prole alignment.
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MDSA Scores for BAliBASE 3.0
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MDSA Scores for SMART
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Figure 6.11: MUDISC (the new method) is compared with several alignment programs on the
MDSA data set which contains nucleotide adaptations of the BAliBASE (a) and SMART (b)
reference alignments. BAliBASE includes reference sets 17. MUDISC uses discrete prole
alignment.
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Table 6.1: Comparison of MUSCLE and MUDISC alignment quality

Reference Set

MUSCLE
Avg. Score

P-value,
Rank

0.6846
0.6914
0.3125
0.6195

1.42e-4, >
1.18e-3, >
9.58e-9, <
7.46e-3, <

BRAliBase k7
BRAliBase k15
MDSA BAliBASE
MDSA SMART

MUDISC (near) P-value, MUDISC (nearest)
Avg. Score
Rank
Avg. Score
0.6851
0.6819
0.3623
0.6295

0.875, >
0.285, <
0.806, <
0.830, >

0.6839
0.6814
0.3629
0.6316

The average quality scores for MUSCLE and MUDISC are shown on four reference sets. BRAliScore is reported for BRAliBase, and Q score is reported for MDSA. A variant of MUDISC that
uses the nearest neighbor search method is also shown. The P-values from a Friedman rank
test indicate the dierence between two adjacent programs, and the relational symbols indicate
which program ranked higher.

Table 6.2: Overall MSA Speedup: Program run times are in HH:MM:SS.
Data Set

Sequences

Avg. Length

MUSCLE

MUDISC

Inuenza

12,104

1,717

01:25:40

00:20:03

00:02:35

33

2,144

9,019

02:09:29

01:28:42

00:00:50

154

Corona

400

29,531

03:17:47

02:22:43

00:00:41*

284*

Herpes

142

167,043

136:38:20

52:31:05

00:11:26*

716*

HIV

MUFPGA

Speedup

* Estimated
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Figure 6.12: Overall program runtimes are shown on the Inuenza and HIV data sets with
a breakdown of time spent in each stage.

Figure 6.12 shows the proportion of time spent in the three stages of alignment on
the Inuenza and HIV data sets.

The time for each stage includes both iterations.

SSE

acceleration improves the rst stage run time with a speedup of 31 on the Inuenza data set
and a speedup of 79 on the Corona data set. Notice that the proportion of time spent in
similarity calculations on the Inuenza data set is greater with more sequences and limits the
overall speedup. For pairwise alignment in the third stage, a speedup of 300 is obtainable
on the FPGA accelerator when compared to a 2.4 GHz Core2 processor [54].

The prole

reduction rate ranges from 44.1 to 98.7 MB/s and the reduction time ranges from 5.4 to
11.7% of the pairwise alignment time on the accelerator.
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6.6

Conclusion

The discrete prole alignment algorithm presented here produces alignments with quality
comparable to other leading MSA programs and enables the acceleration of progressive alignment. A speedup over 150 is demonstrated when discrete prole alignment is combined with
an FPGA accelerator that uses a ne-grained parallel approach for the DP calculations
of pairwise alignment. Previous coarse-grained approaches are limited by insucient parallelism, particularly in the third stage of MSA. The discrete prole alignment algorithm
in conjunction with a fast pairwise alignment algorithm advance the capabilities and performance of large-scale MSA. A key component of our method is a fast prole reduction
algorithm on the host that can supply sequences at a rate comparable to the accelerator's
input data rate. The reduction algorithm uses a near neighbor search in hyper-dimensional
prole space to quantize prole positions at a rate up to 100 Mpos/s on a single core. Since
this rate is sucient to support the high-end performance of recongurable computing, other
acceleration methods based on GPUs or SSE instructions may also be a viable option.
Minimizing the time for sequence similarity calculations in Stage 1 is also important
to achieve signicant speedup, especially for data sets with large numbers of sequences.
Using SSE instructions reduces the time for sequence similarity calculations by a factor of
3080. Thousands of sequences can be aligned in a few minutes when Stage 1 is accelerated
with SSE instructions and Stage 3 is accelerated with recongurable computing.
Future work includes the demonstration of discrete prole alignment with GPU and
SSE versions of our pairwise alignment algorithm. Another area of investigation is to apply
the coarse-grained parallelism of cluster supercomputers and the ne-grained parallelism of
recongurable computing to multiple sequence alignment. Since this work only uses a single
core and one accelerator, a cluster with recongurable computing could provide an estimated
2030x speedup beyond this work.
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Chapter 7
Summary

Multiple sequence alignment is accelerated with new parallel algorithms and a novel highperformance architecture on a recongurable computing system. The new method produces
alignments with quality comparable to other leading MSA programs and uses the combined
strengths of a host microprocessor and accelerator to reduce the overall run time. Through
ne-grained parallelism provided by an FPGA accelerator, the time required to compute a
multiple alignment is reduced by a factor of up to 150 compared to a desktop computer on
large data sets. Biologists and other researchers with large-scale alignments can see results
within minutes instead of days through the contributions of this work. The following sections
summarize several contributions that are needed to reach the demonstrated alignment quality
and performance.
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7.1

Contributions

The contributions of this work are as follows:









Recongurable Computing Architecture



Access module functionality through the Distributed Access Protocol



Support user dened data access patterns



Promote developer productivity by partitioning complex FPGA resources

Accelerated Pairwise Alignment



Provide traceback capability for alignment of long sequences



Develop dynamic programming algorithm with bounded space on an accelerator

Discrete Prole Alignment



First progressive, prole alignment accelerated on FPGA



Dene prole space with gaps



Develop sample point selection algorithm



Develop near neighbor search algorithm



Develop ecient host data structures and quantization technique

Sequence Similarity Calculations



Vectorize the comparison of k-mer counts with SSE instructions



Vectorize the counting of identical symbols with SSE instructions
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7.1.1

Recongurable Computing Architecture

While recongurable computing has demonstrated a performance advantage in some applications, several challenges must be overcome. Some examples include avoiding I/O bottlenecks
and managing the ow of data to parallel processing elements. Another challenge is integrating user-developed modules with FPGA system resources like memory and I/O devices.
Nevertheless, these challenges can be mitigated with a standard communication architecture
for recongurable computing.
This research introduces a network architecture named Qnet along with a exible
protocol to address some of the challenges associated with recongurable computing. Qnet
is a packet-switched network that connects modules within a recongurable system through
parallel high-performance communication channels. Modules with a standard interface simplify system integration and encapsulate sharable devices or resources. In conjunction with
Qnet, the Distributed Access Protocol (DAP) is presented, which oers a unied solution to
data management.
The basic network components consist of a switch, Qports, and Qlinks. As the central
gure in the network, the switch provides a path for communicating packets to other modules.
Qports are the interface between modules and the network, and are the addressable endpoints
of communication. Qports are connected by Qlinks, which consist of paired, unidirectional,
point-to-point signaling channels. Each Qport has word-based ow control that will apply
back-pressure on a link, delaying communication until the port is ready to receive. Hence,
packets are not arbitrarily discarded, and the requirement to buer an entire packet at the
input of a module is removed while still maintaining performance.
Qnet reliably transfers data packets between endpoints through a simple protocol
that requires minimal FPGA resources. Packets consist of a small header and a payload of
variable size. The header species the source and destination endpoints with unique port
identiers and also indicates the payload length. When a packet header enters the switch,
the output port is determined from the destination endpoint and remains the same for all
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following words of the packet. With a cut-through packet forwarding method, the full packet
is not buered in the switch.

Packets that enter the switch simultaneously with dierent

destinations pass through concurrently. This architecture allows parallel data transfer on all
ports of an accelerator module.
The key features of Qnet are its modularity and standard interfaces. The hardware
interface enables a developer to integrate pluggable components from a library with userdeveloped accelerator modules. Flexible protocols hide the complexities of the system and
facilitate code reuse.

Through communication packets, the Distributed Access Protocol

allows any system module to access another's resources. Standard and user-denable access
patterns direct packet assembly and disassembly at endpoints. Qnet also provides a threeparty communication scheme that allows control packets injected into the system to initiate
data ow and invoke operations.

7.1.2

Accelerated Pairwise Alignment

Unlike most FPGA acceleration methods that focus only on sequence comparison, this work
presents a pairwise, global sequence alignment algorithm and architecture that includes
traceback for implementation on recongurable hardware. Given a pair of sequences, the accelerator returns a list of edit operations constituting the optimal alignment. An accelerated
library of alignment functions is easily incorporated into sequence analysis programs.
The presented global alignment algorithm overcomes the memory size and bandwidth
limitations of FPGA accelerators and does not limit the sequence length by the number of
PEs. Long sequences of DNA and protein are accommodated by the algorithm through a
space-ecient traceback procedure that is accelerated in hardware. Traceback may occur in
parallel with the next forward scan since it is implemented in a separate process from the
systolic array.
The contributions of the algorithm are the bounded space requirement for full traceback memory on the FPGA and the reduced space for partial traceback memory on the
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host.

These space reductions enable high-performance alignment of long sequences on a

recongurable accelerator and are a match for FPGA memory capacities and bandwidth.
The performance scales almost linearly with more PEs up to the sequence length and is
maximized by increasing the number of PEs and size of traceback memory to match the
available FPGA resources.

7.1.3

Discrete Prole Alignment

A new method to accelerate the third stage of progressive alignment reduces continuous space
proles into discrete proles before they are pairwise aligned on recongurable hardware.
By reducing each position of a prole to a discrete symbol, the proles can be aligned
like sequences with the pairwise alignment accelerator. The novel traceback capabilities of
the pairwise alignment accelerator combined with the extended discrete prole formalism
advance the capabilities and performance of MSA.
Five dimensions in prole space are dened to represent proles that contain nucleotide and gap character frequencies. From this space, a selection algorithm determines
a discrete number of sample points and corresponding symbols to represent nearby points.
Since the pairwise alignment of discrete symbols requires comparative weights, a substitution
table is calculated that reects the cost of substituting one of these sample points with another. In the case of pairwise sequence alignment, the substitution table reects the cost of
substituting one character with another. The discrete symbols associated with each sample
point become the indices into the substitution table and the codebook for a quantization
algorithm.
For the accelerator to sustain maximum performance, the host system must supply
reduced proles at the accelerator's input data rate. A new quantization technique is used
for this reduction on the host to reach the needed performance. For each continuous prole
position, the reduction algorithm searches for a nearby sample point and then returns the
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corresponding discrete symbol. Ecient host-side data structures support high-throughput
quantization.

7.2

Future Work

Several Qnet features not explored in this work are worth investigation. For example, Qlinks
are a potential interface to partial reconguration areas.

If Qlink locations are locked,

attached modules could be dynamically recongured. The sub-microsecond latency achieved
in the PowerPC benchmark system should be realizable in other processor implementations
with a similar interface design.

Since DAP is applicable to distributed systems without

recongurable computing, a software implementation of DAP may benet scatter/gather
operations on a conventional cluster system. Finally, DAP may deliver graphics commands
to a GPU with better performance and exibility. Through Qnet and a PCI Express bridge,
the FPGA could ooad specic functions of the graphics application.
The advantages of the presented pairwise alignment method are also applicable to
accelerating local alignment and semiglobal alignment. A general-purpose accelerated alignment library that consists of both local and global methods may be applied to bioinformatics
programs with minimal eort. Adding support for ane gaps and position specic gap costs
would extend the usefullness of the library to a greater number of applications. SSE and
GPU versions of the pairwise alignment algorithm would benet users without recongurable
hardware.
Discrete prole alignment could be extended to support proteins that have a larger
alphabet by adding more dimensions to prole space.

Since proteins have an amino acid

alphabet of 20 characters, instead of 4 like DNA, an alphabet compression scheme would be
necessary to reduce the number of characters and the corresponding dimensionality of prole
space to a practical number. Reducing the alphabet to six classes based on physico-chemical
properties, as done in MAFFT, would only require 6 dimensions for the classes plus 1 for
gaps.

Another extension which might improve quality involves adding more prole space
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dimensions to support position specic gap costs, secondary structure information, residue
chemical properties, or other position specic information. Nevertheless, adding too many
dimensions may severely impact performance.
Currently, discrete prole alignment uses sample points that are distributed on a regular grid in prole space. However, varying the distribution of sample points may improve
alignment quality or reduce the number of sample points needed to maintain quality. Reducing the number of sample points is benecial because it allows for a more ecient and higher
performing FPGA implementation. Quality might also be improved during progressive alignment by using a dierent set of sample points for each level of the guide tree. At levels closer
to the root, group-to-group alignment includes a greater number of sequences. Hence, using
more sample points for these levels may improve quality by reducing the quantization error.
The general applicability of discrete prole alignment could be demonstrated with
SSE and GPU versions of our pairwise alignment algorithm.

Users with only commodity

hardware could then realize the performance benets of discrete prole alignment, although
the speedup of these versions is anticipated to be much less than the speedup of the FPGA
version demonstrated here. A performance comparison between SSE, GPU, and FPGA accelerated versions would provide insights into the strengths and limitations of each acceleration
method.
Another area of investigation is to apply the coarse-grained parallelism of cluster
supercomputers and the ne-grained parallelism of recongurable computing to multiple
sequence alignment. Since this work only uses a single core and one accelerator, a cluster
with recongurable computing could provide an estimated 2030x speedup beyond this work.
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